Design Engineering Architect
Austin, TX · On-site
Guide and mentor a team of RTL design engineers, fostering a collaborative and innovative environment. Design & Microarchitecture: Define and develop microarchitectural features for IPs and ...
Austin, TX · On-site
Guide and mentor a team of RTL design engineers, fostering a collaborative and innovative environment. Design & Microarchitecture: Define and develop microarchitectural features for IPs and ...
Austin, TX · On-site
Guide and mentor a team of RTL design engineers, fostering a collaborative and innovative environment. Design & Microarchitecture: Define and develop microarchitectural features for IPs and ...
Guide and mentor a team of RTL design engineers, fostering a collaborative and innovative environment. Design & Microarchitecture: Define and develop microarchitectural features for IPs and ...
Guide and mentor a team of RTL design engineers, fostering a collaborative and innovative environment. Design & Microarchitecture: Define and develop microarchitectural features for IPs and ...
As a CPU RTL Logic Design Engineer your responsibilities will include but are not limited to: Collaborates, drives and develops logic design, register transfer level (RTL) coding, and simulation for ...
As a CPU RTL Logic Design Engineer your responsibilities will include but are not limited to: Collaborates, drives and develops logic design, register transfer level (RTL) coding, and simulation for ...
Senior ASIC Design and Development Engineer Location: On-Site - Dallas, TX Employment Type ... Minimum of 5 years of hands-on RTL design experience * Minimum of 5 years of experience with ...
Quick apply
Senior ASIC Design and Development Engineer Location: On-Site - Dallas, TX Employment Type ... Minimum of 5 years of hands-on RTL design experience * Minimum of 5 years of experience with ...
Austin, TX · On-site +1
Debug functional and performance issues at RTL, gate-level, and silicon. * Ensure compliance with ... Engineering, or related field. * 10+ years of industry experience in ASIC/SoC design with a focus ...
Austin, TX · On-site +1
Debug functional and performance issues at RTL, gate-level, and silicon. * Ensure compliance with ... Engineering, or related field. * 10+ years of industry experience in ASIC/SoC design with a focus ...
Austin, TX · On-site
Job Title: Core Engineering - Design Engineer III Duration: 12 months with possible extension ... Minimum Qualifications Demonstrated experience with RTL-to-GDSII design flow usage and development ...
Austin, TX · On-site
Job Title: Core Engineering - Design Engineer III Duration: 12 months with possible extension ... Minimum Qualifications Demonstrated experience with RTL-to-GDSII design flow usage and development ...
SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our ... RTL design, chip bring-up, and post-silicon validation experience * Ability to work in a dynamic ...
SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our ... RTL design, chip bring-up, and post-silicon validation experience * Ability to work in a dynamic ...
$206K - $410K/yr
RTL Design: Author, review, and maintain synthesizable RTL (SystemVerilog) for all soft IP control ... ASIC/digital design experience with at least one prior tape-out in a chip lead, design lead, or ...
$206K - $410K/yr
RTL Design: Author, review, and maintain synthesizable RTL (SystemVerilog) for all soft IP control ... ASIC/digital design experience with at least one prior tape-out in a chip lead, design lead, or ...
Austin, TX · On-site
As a CPU RTL Logic Design Engineer your responsibilities will include but are not limited to: • Collaborates, drives and develops logic design, register transfer level (RTL) coding, and simulation ...
Austin, TX · On-site
As a CPU RTL Logic Design Engineer your responsibilities will include but are not limited to: • Collaborates, drives and develops logic design, register transfer level (RTL) coding, and simulation ...
Austin, TX · On-site
Job Title: Core Engineering - Design Engineer III Duration: 12 months with possible extension ... Minimum Qualifications Demonstrated experience with RTL-to-GDSII design flow usage and development ...
Austin, TX · On-site
Job Title: Core Engineering - Design Engineer III Duration: 12 months with possible extension ... Minimum Qualifications Demonstrated experience with RTL-to-GDSII design flow usage and development ...
$120K/yr
Design Engineer III ONSITE- US: TX- Austin OR Sunnyvale office (2nd option) Salary 140 to 145K ... Minimum Qualifications Demonstrated experience with RTL-to-GDSII design flow usage and development ...
Quick apply
$120K/yr
Design Engineer III ONSITE- US: TX- Austin OR Sunnyvale office (2nd option) Salary 140 to 145K ... Minimum Qualifications Demonstrated experience with RTL-to-GDSII design flow usage and development ...
Austin, TX · On-site
$164K/yr
As a Front-End (FE) RTL Infrastructure - CAD Engineer, you will play a major role in developing and supporting a reliable infrastructure and work environments that design and verification teams use ...
Austin, TX · On-site
$164K/yr
As a Front-End (FE) RTL Infrastructure - CAD Engineer, you will play a major role in developing and supporting a reliable infrastructure and work environments that design and verification teams use ...
The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible ... Experience in RTL design (Verilog), verification and logic synthesis. * Strong coding skills in ...
The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible ... Experience in RTL design (Verilog), verification and logic synthesis. * Strong coding skills in ...
Good in understanding RTL Design and Digital concepts & Synthesis Strong experience with EDA tools ... in ASIC or a related field, or a Master's Degree in Electrical or Computer Engineering with at ...
Good in understanding RTL Design and Digital concepts & Synthesis Strong experience with EDA tools ... in ASIC or a related field, or a Master's Degree in Electrical or Computer Engineering with at ...
RTL design and implementation for ASIC/SoC development * Proficiency in Verilog/System Verilog for ... programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting ...
RTL design and implementation for ASIC/SoC development * Proficiency in Verilog/System Verilog for ... programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting ...
Austin, TX · On-site
$215K - $250K/yr
Adapt and implement complex ASIC RTL onto FPGA targets using SystemVerilog. * Integrate a mix of in ... Design and debug high-speed interfaces, with a specific focus on PCIe Gen 3/4/5 integration and ...
Austin, TX · On-site
$215K - $250K/yr
Adapt and implement complex ASIC RTL onto FPGA targets using SystemVerilog. * Integrate a mix of in ... Design and debug high-speed interfaces, with a specific focus on PCIe Gen 3/4/5 integration and ...
Austin, TX · On-site
$134K/yr
Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include RTL design, verification, behavioral modelling, support and ...
Quick apply
Austin, TX · On-site
$134K/yr
Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include RTL design, verification, behavioral modelling, support and ...
Grand Prairie, TX · On-site
$117K - $162K/yr
You will be the Senior ASIC &FPGA Design Engineer for the Programmable Logic Design team within ... clean, maintainable RTL (VHDL, Verilog, SystemVerilog) that meets performance, power and ...
Grand Prairie, TX · On-site
$117K - $162K/yr
You will be the Senior ASIC &FPGA Design Engineer for the Programmable Logic Design team within ... clean, maintainable RTL (VHDL, Verilog, SystemVerilog) that meets performance, power and ...
Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include RTL design, verification, behavioral modelling, support and ...
Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include RTL design, verification, behavioral modelling, support and ...
Austin, TX · On-site
$106K/yr
You are an experienced RTL design engineer with strong communication skills. You have a passion for modern, complex processor architecture, digital design as well as verification/design quality. You ...
Austin, TX · On-site
$106K/yr
You are an experienced RTL design engineer with strong communication skills. You have a passion for modern, complex processor architecture, digital design as well as verification/design quality. You ...
| Aspect | Locum Asic Rtl Design Engineer | Contract Asic Rtl Design Engineer |
|---|---|---|
| Credentials | Typically requires relevant engineering degrees and RTL design experience | Similar credentials, often with specific RTL design certifications |
| Work Environment | Temporary, short-term assignments often in multiple locations | Project-based roles, usually in a fixed location or remote |
| Employer Usage | Used by agencies or companies needing immediate, short-term expertise | Engaged by companies or staffing agencies for project-specific work |
Both roles involve RTL design skills for ASIC development, but a Locum Asic Rtl Design Engineer typically fills short-term, temporary positions, often through staffing agencies, while a Contract Asic Rtl Design Engineer is engaged for specific projects with defined durations. The main difference lies in the nature and duration of employment, but both require similar technical credentials and work environments.
Full-time
Posted 23 days ago
Sourced by ZipRecruiter
Software development
5,001 - 10,000 Employees
San Jose, CA, US
1988