2

Internship Remote Design Verification Engineer Jobs in California

As a Design Verification Engineer, you will be part of an agile team working with experienced engineers across the industry, focused on developing ASIC solutions for Meta's data center applications.

ASIC Engineer, Design Verification Responsibilities: * Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification * Develop ...

Formal Verification Engineer

Mountain View, CA · On-site +1

$150K - $287K/yr

We build the full stack-from silicon and rack design through compilers, kernels, and ML models. We ... Remote Perks - We work remotely Monday & Friday, supported by home-tech setup and remote wifi ...

Remote Duration: 3+ months Commitment: 40 hours/week Role Responsibilities * Evaluate digital chip ... Design and verify RTL components using Verilog/SystemVerilog . * Collaborate with architecture ...

Compute Verification Lead

Mountain View, CA · On-site +1

$175K - $450K/yr

MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...

US - Remote Job Title: Core Engineering - Design Engineer V PCB Layout Engineer, AR Product Team As ... verification using Meta's Design Traveler document. Create and modify engineering tool project ...

Design Engineer V

Sunnyvale, CA · On-site +1

$125 - $130/hr

US remote - Onsite work is a possibility, with a strong preference for Sunnyvale, California PCB ... verification using Meta's Design Traveler document. Create and modify engineering tool project ...

next page

Showing results 1-20

Internship Remote Design Verification Engineer information

What is the difference between Internship Remote Design Verification Engineer vs Internship Remote Test Engineer?

AspectInternship Remote Design Verification EngineerInternship Remote Test Engineer
Primary FocusVerifying hardware or chip designs against specificationsTesting software or hardware products for functionality and performance
Required SkillsHardware design, verification methodologies, scriptingTesting procedures, scripting, debugging
Work EnvironmentDesign labs, remote collaboration with design teamsTesting labs, remote testing environments
Common Industry UsageSemiconductor, electronics companiesSoftware, electronics, consumer electronics companies

While both roles involve testing and verification, the Design Verification Engineer focuses on ensuring hardware or chip designs meet specifications, whereas the Test Engineer emphasizes testing products for functionality. Internships in both areas provide valuable experience in verification and testing processes within the tech industry.

What are the key skills and qualifications needed to thrive as an Internship Remote Design Verification Engineer, and why are they important?

To succeed as an Internship Remote Design Verification Engineer, you need a solid understanding of digital design concepts, logic circuits, and proficiency in hardware description languages like Verilog or VHDL, often gained through coursework or related internships. Familiarity with simulation tools (such as ModelSim or Synopsys VCS) and version control systems is typically required, and knowledge of scripting languages like Python or TCL is a plus. Strong analytical thinking, effective communication, and attention to detail are crucial soft skills for collaborating with remote teams and identifying design issues. These skills enable accurate verification, efficient teamwork, and the delivery of reliable hardware solutions in a distributed work environment.

What does an Internship Remote Design Verification Engineer do?

An Internship Remote Design Verification Engineer assists in verifying and validating the functionality of hardware designs, typically for integrated circuits or systems on chip (SoC). Working remotely, they collaborate with engineering teams to develop test plans, create simulation environments, and run verification tests to ensure designs meet required specifications. Interns in this role learn industry-standard verification methodologies such as UVM and tools like SystemVerilog, and contribute to debugging and documenting design issues. The role provides practical experience in hardware design, verification processes, and remote teamwork within the semiconductor industry.

Are verification engineers in demand?

Verification engineers, including those specializing in design verification, are in high demand due to the increasing complexity of hardware and integrated circuits. Skills in hardware description languages like SystemVerilog and experience with simulation tools are highly valued in the industry, which often offers remote opportunities for qualified candidates.

What are some common challenges faced by remote design verification engineering interns, and how can they overcome them?

Remote design verification engineering interns often face challenges such as limited face-to-face mentorship, time zone differences, and communication barriers with team members. To overcome these, it's important to proactively schedule regular check-ins with mentors, make use of collaborative tools (like Slack or Zoom), and document questions or issues clearly before reaching out for help. Staying organized and setting clear daily or weekly goals can also help interns stay on track and maximize their learning experience in a remote environment.

How much does a design verification engineer earn?

A remote design verification engineer typically earns between $70,000 and $120,000 annually, depending on experience, location, and industry. Entry-level positions may start lower, while experienced engineers with specialized skills or certifications can earn higher salaries, especially in high-demand sectors like semiconductor or hardware design.

Is 22 too old for an internship?

For a remote Design Verification Engineer internship, age is generally not a barrier; internships often target students or early-career individuals, but many companies accept applicants of various ages based on skills and motivation. Being 22 is common for internship candidates, especially if you are transitioning into a new field or gaining relevant skills like hardware description languages or verification tools. Employers focus on your ability to learn and contribute rather than age alone.

Can design engineers work remotely?

Design verification engineers can often work remotely, especially when their tasks involve computer-aided design (CAD), simulation tools, and documentation. However, some activities like hardware testing or collaboration in labs may require on-site presence. Remote work policies depend on the company's requirements and the specific responsibilities of the role.
What are popular job titles related to Internship Remote Design Verification Engineer jobs in California? For Internship Remote Design Verification Engineer jobs in California, the most frequently searched job titles are:
What job categories do people searching Internship Remote Design Verification Engineer jobs in California look for? The top searched job categories for Internship Remote Design Verification Engineer jobs in California are:
What cities in California are hiring for Internship Remote Design Verification Engineer jobs? Cities in California with the most Internship Remote Design Verification Engineer job openings:
ASIC Engineer, Design Verification

ASIC Engineer, Design Verification

Meta

Sunnyvale, CA • On-site, Remote

$146K/yr

Full-time

Posted 11 days ago


Meta rating

7.5

Company rating: 7.5 out of 10

Based on 44 frontline employees who took The Breakroom Quiz

135th of 209 rated software companies


Job description

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of an agile team working with experienced engineers across the industry, focused on developing ASIC solutions for Meta’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
ASIC Engineer, Design Verification Responsibilities:
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring design quality meets defined verification and coverage goals
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Minimum Qualifications:
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 6+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments

Preferred Qualifications:
  • Experience working across and building relationships with cross-functional design, model and emulation teams
  • Experience with revision control systems like Mercurial(Hg), Git or SVN
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
  • Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs
  • Track record of 'first-pass success' in ASIC development cycles
  • Experience with micro-architectural performance verification
  • Experience verifying GPU/CPU designs
  • Experience with verification of ARM/RISC-V based sub-systems or SoCs
  • Experience in development of UVM based verification environments from scratch
  • Experience with IP or integration verification of high-speed interfaces like PCIe, RoCE, DDR, HBM, Ethernet
  • Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation

About Meta:
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.
$146,000/year to $209,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

What Meta employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom