ZipRecruiter

Log In

1

Internship Physical Verification Engineer Jobs (NOW HIRING)

Intel Corporation

CPU Design Verification Engineer

Austin, TX · On-site

$134.80K - $164.50K/yr

Working alongside world-class CPU architects, RTL designers, and physical design teams, you'll help ... Relevant experience can be obtained through schoolwork, classes, project work, internships, and/or ...

Silabs

Digital Verification Engineer I

Austin, TX · Hybrid

$84K - $156K/yr

Support automated testing and verification flows through C programming and scripting. * Analyze ... Prior internship or project experience related to verification, RTL development, or semiconductor ...

Intel

CPU Formal Verification Engineer

Hillsboro, OR

$148.10K/yr

Collaborate with architects, RTL developers, and physical design teams to verify and enhance ... internship experiences. Minimum Qualifications: Bachelor's degree in Electrical Engineering ...

Intel

CPU Formal Verification Engineer

Santa Clara, CA · On-site

$159.70K/yr

Collaborate with architects, RTL developers, and physical design teams to verify and enhance ... internship experiences. Minimum Qualifications: Bachelor's degree in Electrical Engineering ...

Intel

CPU Verification engineer

Phoenix, AZ · On-site

$105.65K - $172.86K/yr

Collaborates with CPU architects, RTL developers, and physical design teams to improve verification ... or internship experiences. Minimum Qualifications: The ideal candidate should have a Bachelor ...

Intel Corporation

CPU Verification engineer

Phoenix, AZ · On-site

$105.65K - $172.86K/yr

Collaborates with CPU architects, RTL developers, and physical design teams to improve verification ... or internship experiences. Minimum Qualifications: The ideal candidate should have a Bachelor ...

Intel

CPU Formal Verification Engineer

Phoenix, AZ

$135K/yr

Collaborate with architects, RTL developers, and physical design teams to verify and enhance ... internship experiences. Minimum Qualifications: Bachelor's degree in Electrical Engineering ...

Intel

CPU Formal Verification Engineer

Austin, TX · On-site

$134.80K/yr

Collaborate with architects, RTL developers, and physical design teams to verify and enhance ... internship experiences. Minimum Qualifications: Bachelor's degree in Electrical Engineering ...

Intel

CPU Formal Verification Engineer

Folsom, CA · On-site

$145.40K/yr

Collaborate with architects, RTL developers, and physical design teams to verify and enhance ... internship experiences. Minimum Qualifications: Bachelor's degree in Electrical Engineering ...

next page

Showing results 1-20

People also search for

All JobsPhysical Verification Engineer JobsInternship Physical Verification Engineer Jobs

Internship Physical Verification Engineer information

See salary details

$11

$19

$29

How much do internship physical verification engineer jobs pay per hour?

As of May 31, 2026, the average hourly pay for internship physical verification engineer in the United States is $19.31, according to ZipRecruiter salary data. Most workers in this role earn between $16.11 and $20.91 per hour, depending on experience, location, and employer.

What is the difference between Internship Physical Verification Engineer vs Internship Digital Verification Engineer?

AspectInternship Physical Verification EngineerInternship Digital Verification Engineer
Primary FocusVerifying physical chip layouts and manufacturing readinessVerifying digital circuit functionality and logic design
Required SkillsHardware design, physical design tools, layout verificationHardware description languages, simulation, testbench development
Work EnvironmentSemiconductor fabrication and physical design teamsASIC/FPGA design teams, digital logic development
Industry UsageVLSI, semiconductor manufacturingASIC, FPGA, digital IC design

Both roles are internship positions in the semiconductor industry, focusing on different aspects of chip design. The Physical Verification Engineer internship emphasizes physical layout and manufacturing checks, while the Digital Verification Engineer internship centers on verifying digital logic functionality. Candidates should have relevant technical skills in their respective areas, and both roles offer valuable experience in the semiconductor design process.

More about Internship Physical Verification Engineer jobs
What cities are hiring for Internship Physical Verification Engineer jobs? Cities with the most Internship Physical Verification Engineer job openings:
What are the most commonly searched types of Physical Verification Engineer jobs? The most popular types of Physical Verification Engineer jobs are:
What states have the most Internship Physical Verification Engineer jobs? States with the most job openings for Internship Physical Verification Engineer jobs include:
What job categories do people searching Internship Physical Verification Engineer jobs look for? The top searched job categories for Internship Physical Verification Engineer jobs are:
Internship Physical Verification Engineer jobs near you
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

SpaceX

Austin, TX • On-site

$134.80K/yr

Full-time

Posted 29 days ago

SpaceX rating

8.7

Company rating: 8.7 out of 10

Based on 142 frontline employees who took The Breakroom Quiz

12th of 59 rated aerospace companies

Job description

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.
SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING)
At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe.
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.
RESPONSIBILITIES:
  • Own and execute full-chip DRC, LVS, ESD, PERC and antenna signoff using industry standard tools like Calibre, ICV, or Pegasus
  • Develop, maintain, and optimize physical verification flows for advanced node SoC's.
  • Interpret and implement foundry Design Rule Manuals (DRM) - translate rule updates into verified flow changes
  • Debug and resolve complex DRC/LVS violations across hierarchical full-chip designs
  • Perform ESD verification - validate protection strategies, current paths, and CDM/HBM compliance
  • Drive tapeout readiness by coordinating signoff across block and top-level and Hard IP design teams
  • Engage directly with foundry teams to resolve DRM ambiguities and waiver requests.
  • Develop/modify design flows as needed to meet the overall design quality of results and chip integration requirements.Leverage AI agents to automate rule deck validation, violation triage, and signoff reporting workflows

BASIC QUALIFICATIONS:
  • Bachelor's degree in electrical engineering, computer engineering or computer science
  • 5+ years of ASIC and/or physical design flow development experience in industry

PREFERRED SKILLS AND EXPERIENCE:
  • Experience and deep understanding of SOC top level physical design flows (floor-planning, I/O, bump & RDL planning, hard IP integration, partitioning, power/ground grid generation, pin assignment, DFT, partition hardening, special clock handling, feedthrough flows, special interface/interconnect planning and implementation)
  • Experience in IP integration (e.g. memories, I/O's, analog IPs, SerDes, DDR etc.)
  • Deep expertise in DRC, LVS, PERC and ESD verification methodologies
  • Hands-on proficiency with Calibre, ICV (IC Validator), or Pegasus
  • Direct foundry DRM experience - able to read, interpret, and implement complex rule decks
  • Experience at advanced nodes (4nm and below)
  • Experience with large SOC designs (>10M gates) with frequencies in excess of 1GHZ
  • Excellent scripting skills (csh/bash, Perl, Python TCL, Makefile etc.)
  • Self-driven individual with a can-do attitude, and an ability to work in a dynamic group environment

ADDITIONAL REQUIREMENTS:
  • Ability to work extended hours and weekends as needed to meet critical project milestones

ITAR REQUIREMENTS:
  • To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.
Applicants wishing to view a copy of SpaceX's Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to EEOCompliance@spacex.com.

What SpaceX employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply