Marvell has partnered with the world's leading manufacturers to solve our customer's most ... Experience interacting with chip design and electrical simulation teams to optimize the design.
Marvell has partnered with the world's leading manufacturers to solve our customer's most ... Experience interacting with chip design and electrical simulation teams to optimize the design.
Marvell has partnered with the world's leading manufacturers to solve our customer's most ... Experience interacting with chip design and electrical simulation teams to optimize the design.
Marvell has partnered with the world's leading manufacturers to solve our customer's most ... Experience interacting with chip design and electrical simulation teams to optimize the design.
Marvell has partnered with the world's leading manufacturers to solve our customer's most ... Experience interacting with chip design and electrical simulation teams to optimize the design.
Marvell has partnered with the world's leading manufacturers to solve our customer's most ... Experience interacting with chip design and electrical simulation teams to optimize the design.
Software Engineer, ASIC
South San Francisco, CA · On-site
$123K - $216K/yr
... manufacturing line, to custom tooling to stream neural recordings from implants ... You will: * Build and maintain scalable EDA compute infrastructure for analog and digital chip ...
Software Engineer, ASIC
South San Francisco, CA · On-site
$123K - $216K/yr
... manufacturing line, to custom tooling to stream neural recordings from implants ... You will: * Build and maintain scalable EDA compute infrastructure for analog and digital chip ...
Electrical Engineer Intern, Implant Embedded Systems
Austin, TX · On-site
$35/hr
... collaborating closely with chip designers, firmware engineers, mechanical engineers, and ... Temporary Employees & Interns excluded
Electrical Engineer Intern, Implant Embedded Systems
Austin, TX · On-site
$35/hr
... collaborating closely with chip designers, firmware engineers, mechanical engineers, and ... Temporary Employees & Interns excluded
Software Engineer, ASIC
$123K - $216K/yr
... manufacturing line, to custom tooling to stream neural recordings from implants ... You will: * Build and maintain scalable EDA compute infrastructure for analog and digital chip ...
Software Engineer, ASIC
$123K - $216K/yr
... manufacturing line, to custom tooling to stream neural recordings from implants ... You will: * Build and maintain scalable EDA compute infrastructure for analog and digital chip ...
Software Engineer, ASIC
$123K - $216K/yr
... manufacturing line, to custom tooling to stream neural recordings from implants ... You will: * Build and maintain scalable EDA compute infrastructure for analog and digital chip ...
Software Engineer, ASIC
$123K - $216K/yr
... manufacturing line, to custom tooling to stream neural recordings from implants ... You will: * Build and maintain scalable EDA compute infrastructure for analog and digital chip ...
Photonics Packaging Characterization Engineer (2026 New College Graduate)
Essex Junction, VT · On-site
$65K - $145K/yr
With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the ... Prior related internship or co-op experience * Demonstrated prior leadership experience in the ...
Photonics Packaging Characterization Engineer (2026 New College Graduate)
Essex Junction, VT · On-site
$65K - $145K/yr
With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the ... Prior related internship or co-op experience * Demonstrated prior leadership experience in the ...
CAD Engineer - Signoff Infrastructure
Austin, TX · On-site
$126K - $190K/yr
... chip design where designs are validated against manufacturing, timing, and power criteria before ... internships involving full-stack development Familiarity with Linux/Unix environments Minimum ...
CAD Engineer - Signoff Infrastructure
Austin, TX · On-site
$126K - $190K/yr
... chip design where designs are validated against manufacturing, timing, and power criteria before ... internships involving full-stack development Familiarity with Linux/Unix environments Minimum ...
CAD Engineer - Signoff Infrastructure
$126K - $190K/yr
... chip design where designs are validated against manufacturing, timing, and power criteria before ... internships involving full-stack development Familiarity with Linux/Unix environments Minimum ...
CAD Engineer - Signoff Infrastructure
$126K - $190K/yr
... chip design where designs are validated against manufacturing, timing, and power criteria before ... internships involving full-stack development Familiarity with Linux/Unix environments Minimum ...
... chip), inter-system connections, and system-to-system interfaces. You'll dive deep into new ... data centers and manufacturing to improve fleet health BASIC QUALIFICATIONS - 5+ years of ...
... chip), inter-system connections, and system-to-system interfaces. You'll dive deep into new ... data centers and manufacturing to improve fleet health BASIC QUALIFICATIONS - 5+ years of ...
CPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
CPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
CPU Physical Design Engineer
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
CPU Physical Design Engineer
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
Physical Design Engineer for Core IP
$148K - $152K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, timing, electrical rules, DRC/LVS ...
Physical Design Engineer for Core IP
$148K - $152K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, timing, electrical rules, DRC/LVS ...
CPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
CPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
CPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
CPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
CPU Physical Design Engineer
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
CPU Physical Design Engineer
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
Physical Design Engineer for Core IP
Hillsboro, OR · On-site
$148K - $152K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, timing, electrical rules, DRC/LVS ...
Physical Design Engineer for Core IP
Hillsboro, OR · On-site
$148K - $152K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, timing, electrical rules, DRC/LVS ...
CPU Physical Design Engineer
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
CPU Physical Design Engineer
$134K - $138K/yr
... for manufacturing. * Conducts all aspects of the CPU physical design flow including synthesis ... Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and ...
Memory Circuit Design Engineer
Hillsboro, OR · On-site
$122K - $232K/yr
Memory array/IP design, memory circuit innovation, test-chip design. * Pre-Si verification, post-Si ... D. with 1-2 years of professional experience gained through either internships or full-time ...
Memory Circuit Design Engineer
Hillsboro, OR · On-site
$122K - $232K/yr
Memory array/IP design, memory circuit innovation, test-chip design. * Pre-Si verification, post-Si ... D. with 1-2 years of professional experience gained through either internships or full-time ...
Internship Chip Manufacturing information
See salary details
$11.30 - $12.70
2% of jobs
$12.70 - $14.10
3% of jobs
$14.10 - $15.49
9% of jobs
$16.54 is the 25th percentile. Wages below this are outliers.
$15.49 - $16.89
14% of jobs
$16.89 - $18.29
20% of jobs
The median wage is $18.44 / hr.
$18.29 - $19.69
15% of jobs
$21 is the 75th percentile. Wages above this are outliers.
$19.69 - $21.09
13% of jobs
$21.09 - $22.49
8% of jobs
$22.49 - $23.89
4% of jobs
$23.89 - $25.28
4% of jobs
$25.28 - $26.68
7% of jobs
$11
$19
$26
How much do internship chip manufacturing jobs pay per hour?
As of Jun 22, 2026, the average hourly pay for internship chip manufacturing in the United States is $19.25, according to ZipRecruiter salary data. Most workers in this role earn between $16.35 and $21.39 per hour, depending on experience, location, and employer.
What are the key skills and qualifications needed to thrive as an intern in chip manufacturing, and why are they important?
To thrive as an intern in chip manufacturing, a solid background in electrical engineering, materials science, or a related field is essential, often supported by relevant coursework or academic projects. Familiarity with CAD tools, semiconductor fabrication equipment, and basic data analysis software is typically expected. Attention to detail, eagerness to learn, and strong teamwork skills make candidates stand out in this hands-on environment. These abilities are crucial for ensuring precise work, adapting to rapidly evolving technologies, and contributing effectively to complex manufacturing processes.
What are internship chip manufacturing positions?
Internship chip manufacturing positions are temporary roles designed for students or recent graduates to gain hands-on experience in the semiconductor industry. Interns typically work alongside engineers and technicians to learn about processes such as wafer fabrication, testing, and assembly of microchips. These positions provide practical exposure to manufacturing environments, advanced equipment, and industry-standard practices. Interns may assist in quality control, process optimization, or research and development projects, helping them build skills relevant to a career in chip manufacturing.
What types of projects or tasks do interns typically work on in chip manufacturing roles?
Interns in chip manufacturing are often involved in hands-on tasks such as supporting process improvement initiatives, assisting with quality control analysis, collecting and interpreting production data, and participating in equipment maintenance or calibration. They may also collaborate with engineers and technicians on troubleshooting manufacturing issues or optimizing fabrication processes. This exposure provides a practical understanding of semiconductor manufacturing workflows and the chance to contribute meaningful work to the production team.
What is the difference between Internship Chip Manufacturing vs Chip Manufacturing Engineer?
| Aspect | Internship Chip Manufacturing | Chip Manufacturing Engineer |
|---|---|---|
| Credentials | Enrolled in or recent graduate of engineering or technical programs | Bachelor's or higher in Electrical, Mechanical, or Materials Engineering |
| Work Environment | Internship programs in manufacturing facilities or R&D labs | Full-time roles in semiconductor fabrication plants or design offices |
| Responsibilities | Assisting with manufacturing processes, learning equipment operation | Design, optimize, and troubleshoot manufacturing processes |
| Industry Usage | Used as a training and entry point for students | Core role in production and process improvement |
Internship Chip Manufacturing provides hands-on learning experience for students, focusing on assisting with manufacturing tasks. In contrast, Chip Manufacturing Engineers hold full-time roles responsible for designing and improving manufacturing processes, requiring more advanced credentials and experience.
More about Internship Chip Manufacturing jobs
What cities are hiring for Internship Chip Manufacturing jobs? Cities with the most Internship Chip Manufacturing job openings:
What are the most commonly searched types of Chip Manufacturing jobs? The most popular types of Chip Manufacturing jobs are:
What states have the most Internship Chip Manufacturing jobs? States with the most job openings for Internship Chip Manufacturing jobs include:
What job categories do people searching Internship Chip Manufacturing jobs look for? The top searched job categories for Internship Chip Manufacturing jobs are:
Full-time
Life, Retirement
Posted 10 hours ago
Job description
About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
The Marvell Advanced Packaging team is responsible for package design and technology development to meet the electrical, mechanical, thermal and system requirements for the next generation high performance computing (HPC), Artificial Intelligence (AI) and networking solutions. The group focuses on signal integrity, power integrity, thermal integrity, mechanical integrity, processability, manufacturability, and reliability, involving high speed signaling and complex power delivery networks (PDNs) requiring innovative and custom solutions to meet constantly evolving customer needs. Many of the new designs require multi-chip, multiple component configurations involving, but not limited to, 2.5D and 3D packages, Co-packaged copper or optics and advanced substrates. Marvell has partnered with the world's leading manufacturers to solve our customer's most challenging designs and integrations with industry-leading packaging technologies.
What You Can Expect
This engineer will be responsible for leading small project teams of design and simulation engineers to deliver innovative high quality packaging solutions. The engineer will also interface with package suppliers to select package technology to ensure manufacturability, and compliance with performance, reliability, and cost requirements.
What We're Looking For
Skills needed to be successful in this role:
Expected Base Pay Range (USD)
168,400 - 249,310, $ per annum
The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-MM1
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
The Marvell Advanced Packaging team is responsible for package design and technology development to meet the electrical, mechanical, thermal and system requirements for the next generation high performance computing (HPC), Artificial Intelligence (AI) and networking solutions. The group focuses on signal integrity, power integrity, thermal integrity, mechanical integrity, processability, manufacturability, and reliability, involving high speed signaling and complex power delivery networks (PDNs) requiring innovative and custom solutions to meet constantly evolving customer needs. Many of the new designs require multi-chip, multiple component configurations involving, but not limited to, 2.5D and 3D packages, Co-packaged copper or optics and advanced substrates. Marvell has partnered with the world's leading manufacturers to solve our customer's most challenging designs and integrations with industry-leading packaging technologies.
What You Can Expect
This engineer will be responsible for leading small project teams of design and simulation engineers to deliver innovative high quality packaging solutions. The engineer will also interface with package suppliers to select package technology to ensure manufacturability, and compliance with performance, reliability, and cost requirements.
What We're Looking For
- Extensive experience in substrate and/or board design for advanced package technologies with basic understanding of design for manufacturing and reliability as well as electrical performance and the ability to make trade off decisions accordingly
- Proven ability to lead complex package architecture development projects involving all relevant internal and external customer stakeholders
- Mastery in tools and workflows: Cadence 3DIC/ISP/APD/SiP
- Bachelor's degree in electrical engineering or related fields and 15+ years of related professional experience or master's degree and 12+ years of related professional experience or PhD degree with 8+ years of experience.
Skills needed to be successful in this role:
- Innovative thinking, fundamental understanding of design rules, breakout, place and route, signal shielding, reference plane, power distribution, pinout considering overall package and system requirements.
- Experience with current generation HBM, DDR, SerDes, D2D, D2H, ADC, DAC, PCIE, Ethernet, etc
- Good understanding of signal and power integrity at substrates, board, package, and system level.
- Understanding of advanced 2.5D/3D package technology including (a) CoWoS-S/R/L, (b) EMIB, (c) CPO, (d) CPC
- Familiarity in tools and workflows: Cadence Sigrity/Clarity/Innovus/Virtuoso, Ansys, AutoCAD, SolidWorks
- Experience contributing to tool, process, and flow development, library maintenance
- Experience interacting with chip design and electrical simulation teams to optimize the design. Familiarity with running and interpreting signal and power simulations is a plus
- Ability to manage programs involving cross-functional teams. Strong interpersonal skills and willingness to learn new things are necessary along with the ability to work with stakeholders in multiple time zones across the globe.
- Strong communication, presentation and documentation skills
Expected Base Pay Range (USD)
168,400 - 249,310, $ per annum
The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-MM1
About Marvell
Sourced by ZipRecruiter
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1995