Physical Design Engineer
$144K - $148K/yr
Physical Design Engineer Location : San Diego,CA Type : Full Time Job Overview: To do Floor planning, P&R, timing closure SI prevention/fixing, power planning, CTS, PV and I/R drop for Block as well ...
$144K - $148K/yr
Physical Design Engineer Location : San Diego,CA Type : Full Time Job Overview: To do Floor planning, P&R, timing closure SI prevention/fixing, power planning, CTS, PV and I/R drop for Block as well ...
$144K - $148K/yr
Physical Design Engineer Location : San Diego,CA Type : Full Time Job Overview: To do Floor planning, P&R, timing closure SI prevention/fixing, power planning, CTS, PV and I/R drop for Block as well ...
San Diego, CA · On-site
$144K - $148K/yr
PHYSICAL DESIGN Engineer Work Location -San Diego , CA Duration: 6+ Months Experience: 8-10Yrs Start Date- Immediate • Floor planning, P&R, timing closure SI prevention/fixing, power planning, CTS ...
San Diego, CA · On-site
$144K - $148K/yr
PHYSICAL DESIGN Engineer Work Location -San Diego , CA Duration: 6+ Months Experience: 8-10Yrs Start Date- Immediate • Floor planning, P&R, timing closure SI prevention/fixing, power planning, CTS ...
Phoenix, AZ · On-site
$135K - $139K/yr
Python Programming Language - * Physical Design Develop & own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability ...
Phoenix, AZ · On-site
$135K - $139K/yr
Python Programming Language - * Physical Design Develop & own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability ...
$120K - $160K/yr
Physical Design Engineer: Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light ...
$120K - $160K/yr
Physical Design Engineer: Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light ...
San Jose, CA · On-site
$120K - $160K/yr
Physical Design Engineer: Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light ...
San Jose, CA · On-site
$120K - $160K/yr
Physical Design Engineer: Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light ...
San Jose, CA · On-site
$155K - $160K/yr
Overview of Role Are you a highly motivated and skilled Physical Design Engineer with at least 3 years of industrial experience eager to push the boundaries of semiconductor technology? Join our ...
San Jose, CA · On-site
$155K - $160K/yr
Overview of Role Are you a highly motivated and skilled Physical Design Engineer with at least 3 years of industrial experience eager to push the boundaries of semiconductor technology? Join our ...
San Jose, CA · On-site
$155K - $160K/yr
Overview of Role Are you a highly motivated and skilled Physical Design Engineer with at least 3 years of industrial experience eager to push the boundaries of semiconductor technology? Join our ...
San Jose, CA · On-site
$155K - $160K/yr
Overview of Role Are you a highly motivated and skilled Physical Design Engineer with at least 3 years of industrial experience eager to push the boundaries of semiconductor technology? Join our ...
San Diego, CA · On-site
$98K - $147K/yr
As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...
San Diego, CA · On-site
$98K - $147K/yr
As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...
Austin, TX · On-site
$134K - $138K/yr
Job Title: ASIC Physical Design Engineer Location: Austin, TX and Portland, OR Duration: 12+Months Jobs Description: Engineer should have good knowledge on Floor plan, STA and PV flow. Intel ...
Austin, TX · On-site
$134K - $138K/yr
Job Title: ASIC Physical Design Engineer Location: Austin, TX and Portland, OR Duration: 12+Months Jobs Description: Engineer should have good knowledge on Floor plan, STA and PV flow. Intel ...
Sunnyvale, CA · On-site
$159K - $164K/yr
Physical Design Engineer Locations : Sunnyvale, CA/Portland, OR (Remote) No. of positions: 11 Duration: 6+ Months Contract Role Solid experience in place & route flow (placement guidelines, clock ...
Quick apply
Sunnyvale, CA · On-site
$159K - $164K/yr
Physical Design Engineer Locations : Sunnyvale, CA/Portland, OR (Remote) No. of positions: 11 Duration: 6+ Months Contract Role Solid experience in place & route flow (placement guidelines, clock ...
Folsom, CA · On-site
$105K - $200K/yr
The CPU Physical Design Engineer: * Performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of ...
Folsom, CA · On-site
$105K - $200K/yr
The CPU Physical Design Engineer: * Performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of ...
$105K - $200K/yr
The CPU Physical Design Engineer: * Performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of ...
$105K - $200K/yr
The CPU Physical Design Engineer: * Performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of ...
Austin, TX · On-site
$134K - $138K/yr
Performs physical design implementation of custom CPU designs from RTL to GDS to create a design ... Bachelors in Computer Engineering or Electrical Engineering or related field with 2+ years of ...
Austin, TX · On-site
$134K - $138K/yr
Performs physical design implementation of custom CPU designs from RTL to GDS to create a design ... Bachelors in Computer Engineering or Electrical Engineering or related field with 2+ years of ...
$134K - $138K/yr
Performs physical design implementation of custom CPU designs from RTL to GDS to create a design ... Bachelors in Computer Engineering or Electrical Engineering or related field with 2+ years of ...
$134K - $138K/yr
Performs physical design implementation of custom CPU designs from RTL to GDS to create a design ... Bachelors in Computer Engineering or Electrical Engineering or related field with 2+ years of ...
$160K - $195K/yr
As an Astera Labs Senior/Staff Physical Design Engineer you will play a crucial role in overseeing the planning, coordination, and execution supporting the design of Astera Labs' portfolio of ...
$160K - $195K/yr
As an Astera Labs Senior/Staff Physical Design Engineer you will play a crucial role in overseeing the planning, coordination, and execution supporting the design of Astera Labs' portfolio of ...
We're looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. Key job ...
We're looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. Key job ...
We're looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. Key job ...
We're looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. Key job ...
$147K - $272K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
$147K - $272K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
$147K - $272K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
$147K - $272K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
Austin, TX · On-site
$147K - $272K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
Austin, TX · On-site
$147K - $272K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
$30K - $38K
2% of jobs
$38K - $46K
10% of jobs
$51.3K is the 25th percentile. Wages below this are outliers.
$46K - $54K
20% of jobs
$54K - $62K
13% of jobs
The median wage is $64K / yr.
$62K - $70K
21% of jobs
$75.2K is the 75th percentile. Wages above this are outliers.
$70K - $78K
14% of jobs
$78K - $86K
7% of jobs
$86K - $94K
5% of jobs
$94K - $102K
3% of jobs
$102K - $110K
2% of jobs
$110K - $118K
2% of jobs
$30K
$69.4K
$118K
| Aspect | Entry Level Physical Design Engineer | Digital IC Design Engineer |
|---|---|---|
| Credentials | Bachelor's in Electrical Engineering or Computer Engineering | Bachelor's or Master's in Electrical Engineering or Computer Engineering |
| Work Environment | Design teams, CAD tools, chip fabrication facilities | Design teams, simulation tools, hardware labs |
| Industry Usage | Foundries, semiconductor companies, EDA firms | Semiconductor companies, integrated circuit design firms |
| Common Search Intent | Entry level, physical implementation, chip layout | Digital logic, circuit design, RTL coding |
Entry Level Physical Design Engineers focus on translating digital circuit designs into physical layouts, ensuring manufacturability and performance. Digital IC Design Engineers primarily work on designing digital circuits at the RTL level. While both roles require a background in electrical engineering and involve working with semiconductor companies, physical design emphasizes layout and fabrication, whereas digital design emphasizes circuit functionality and logic.

$144K - $148K/yr
Full-time
Posted 7 days ago
About Mirafra :
Mirafra is software service base organization started in 2004.
    We are 500+ employees in India and 250+ In US
   Clear visibility to senior management which helps for constant professional growth
Title : Physical Design Engineer
Location : San Diego,CA
Type : Full TimeÂ
Job Overview:
To do Floor planning, P&R, timing closure SI prevention/fixing, power planning, CTS, PV and I/R drop for Block as well as Top level MSM. Work On PD projects.
Minimum Qualifications:
Able to deal with MSM Top level complexity from FP, Placement, CTS, Routing and timing closure Must be able to take the Hardmacro through P&R from Netlist to GDS including timing closure, formal and Physical verification.
Tools: EDA Physical design tools experience ( Examples: Cadence Innovas,
Synopsys ICC2, PrimetimeSi/Calibre/ etc)
Skills: Physical design implementation expertize in latest technology nodes in one of the below
domains or all of these.
1.Floor planning at Full chip level or Macro or Block Level a.Macro placement, power grid implementation, power routing, special routing like analog signals etc
b.Power collapse/Low power implementation flow
2.P&R: Place and route at chip level or block level, perform placement, timing closure in P&R mode, perform clock tree synthesis , routing etc
3.Timing closure/STA
a.Perform STA using primetime Si or Tempus or any industry standard STA engine, timing closure, ECO generation, timing correlation
b.Deep understanding of timing skills to perform correlation, timing fixes , corner/voltage definetions etc
4.Clock Tree Synthesis:
a.Perform custom or regular clock tree implementation at block level or top level.
b.Clock tree balance of complicated tree, clock power reduction
techniques etc
5.Low Power Implementation
a.Power collapse/power gaing techniques/implementation
b.UPF/CPF flow knowledge
c.CLP/FV
6. Physical Verification Using Calibre a.Running all the PV checks (DRc/LVS/ERC/Softcheck ) and deep understanding of all the rules and fixes
7. Perl/Python/Shell script experience is also preferred to help with automation
All your information will be kept confidential according to EEO guidelines.