ZipRecruiter

Log In

2

Entry Level Asic Rtl Design Engineer Jobs in California

Google

TPU RTL Design Engineer, Cloud

Sunnyvale, CA · On-site

As an RTL Design Engineer on the Tensor Processing Units (TPU) team, you will be a key contributor to the development of Google's AI accelerators. You will leverage your expertise in digital logic ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$120K - $210K/yr

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design group ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$120K - $210K/yr

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design group ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$120K - $210K/yr

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design group ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$120K - $210K/yr

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design group ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$120K - $210K/yr

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design group ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$120K - $210K/yr

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design group ...

Apple

Wireless RTL Design Engineer

San Francisco, CA · On-site

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design group ...

Apple

Wireless RTL Design Engineer

San Francisco, CA · On-site

... engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW ...

USM

JB061568 - Lead ASIC DFT Engineer

San Jose, CA · On-site

$194K/yr

Interview Types * Skills ASIC DFT, Visa Types Green Card, US Citiz.. Required Skills ... Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and ...

USM

JB061568 - Lead ASIC DFT Engineer

San Jose, CA · On-site

$194K/yr

Interview Types * Skills ASIC DFT, Visa Types Green Card, US Citiz.. Required Skills ... Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and ...

USM

JB061568 - Lead ASIC DFT Engineer

San Jose, CA · On-site

$194K/yr

Interview Types * Skills ASIC DFT, Visa Types Green Card, US Citiz.. Required Skills ... Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and ...

USM

JB061568 - Lead ASIC DFT Engineer

San Jose, CA · On-site

$194K/yr

Interview Types * Skills ASIC DFT, Visa Types Green Card, US Citiz.. Required Skills ... Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and ...

Apple

ASIC Design Engineer

Santa Clara, CA · On-site

Description The ideal candidate will have experience in ASIC design with: - Architecture research ... architectures. - RTL/micro-architecture. - Knowledge of high-performance memory subsystem ...

Apple

ASIC Design Engineer

Santa Clara, CA · On-site

Description The ideal candidate will have experience in ASIC design with: - Architecture research ... architectures. - RTL/micro-architecture. - Knowledge of high-performance memory subsystem ...

next page

Showing results 1-20

All JobsEntry Level Asic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer Jobs in California

Entry Level Asic Rtl Design Engineer information

What are some typical challenges faced by Entry Level ASIC RTL Design Engineers in their first year, and how can they overcome them?

Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.

What does an Entry Level ASIC RTL Design Engineer do?

An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.

What are the key skills and qualifications needed to thrive as an Entry Level ASIC RTL Design Engineer, and why are they important?

To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.

What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?

AspectEntry Level Asic Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL)Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required
Work EnvironmentSemiconductor companies, chip design teams, hardware development labsElectronics companies, integrated circuit design teams, hardware development labs
Industry UsagePrimarily in ASIC/FPGA chip designIn digital hardware design across various sectors including consumer electronics and telecom

While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in California? The most popular types of Asic Rtl Design Engineer jobs in California are:
What are popular job titles related to Entry Level Asic Rtl Design Engineer jobs in California? For Entry Level Asic Rtl Design Engineer jobs in California, the most frequently searched job titles are:
What job categories do people searching Entry Level Asic Rtl Design Engineer jobs in California look for? The top searched job categories for Entry Level Asic Rtl Design Engineer jobs in California are:
What cities in California are hiring for Entry Level Asic Rtl Design Engineer jobs? Cities in California with the most Entry Level Asic Rtl Design Engineer job openings:
Entry Level Asic Rtl Design Engineer jobs near you
Infographic showing various Entry Level Asic Rtl Design Engineer job openings in California as of June 2026, with employment types broken down into 96% Full Time, 1% Part Time, and 3% Contract. Highlights an 89% Physical, 8% Hybrid, and 3% Remote job distribution.
FPGA Engineer with Security Clearance

FPGA Engineer with Security Clearance

Indotronix International Corp

El Segundo, CA • On-site

$131K - $180K/yr

Other

Posted 18 days ago

Job description

We are expanding our FPGA & ASIC Design Solutions team supporting next‑generation military GPS and high‑reliability digital systems. We are seeking experienced and motivated Senior Electrical or Computer Engineers with strong FPGA/ASIC design or verification backgrounds to contribute across requirements capture, digital architecture, RTL design, verification, and lab integration. Key Responsibilities
Design & Architecture:
- Requirements capture and development of FPGA/ASIC digital architectures - RTL design and implementation in VHDL or Verilog - Timing analysis and closure on high‑speed digital systems - Resource trade‑off analysis and design optimization Verification:
- Testbench development using VHDL or SystemVerilog / UVM - Functional verification of RTL blocks and subsystems - Support constrained-random, functional coverage, and best‑practice verification methodologies Integration & Lab Work:
- Hands-on FPGA/ASIC validation using advanced lab equipment - Work within secure, air‑gapped environments for system bring-up - Integration support with multidisciplinary engineering teams Required Qualifications
- Active Secret clearance at start - Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field - Expertise in FPGA design and/or verification - Strong VHDL experience - Proficiency with Intel/Altera FPGA tools (preferred), Modelsim, Synopsys, and/or FPGA vendor toolchains - Experience with high‑speed digital systems, interfaces, and signal processing - Ability to work independently and communicate clearly in documentation and presentations - Strong hands‑on lab experience (non‑negotiable) Desired Skills
- SystemVerilog + UVM verification - ASIC experience (nice-to-have) - Design-for-Test (DFT) and manufacturability knowledge - Unix/Linux, scripting, C/C++, or Perl experience Team Structure & Mix
- 2–3 FPGA Design Engineers per 1 Verification Engineer - Approx. 8–10 engineers needed in El Segundo - 1–2 may be placed in Cedar Rapids Work Environment
- Air‑gapped, fully secure engineering lab - Collins-issued badging and access - Standard 40 hours/week; overtime possible with approval - On-site only (no remote work) Summary
This role is ideal for seasoned FPGA/ASIC engineers who excel in secure lab environments and want to contribute to mission‑critical military GPS and high‑speed digital systems.
Indotronix logo

About Indotronix

Sourced by ZipRecruiter

In 1986, Indotronix established itself in the staffing space. 22 years later, Avani entered the scene, offering consulting and technology development. Finally, in 2016, the two joined forces to begin delivering talent across all areas, from Staffing to Consulting to unique platform development.

Industry

Recruiting and staffing services

Company size

1,001 - 5,000 Employees

Headquarters location

Rochester, NY, US

View All Indotronix Jobs

Apply