ZipRecruiter

Log In

1

Asic Physical Design Engineer Jobs in California

Nokia

Sr ASIC Physical Design Engineer

Sunnyvale, CA · Hybrid

Nokia of America Corporation , Sr ASIC Physical Design Engineer (Multiple Positions), Sunnyvale, CA. Advancing connectivity to secure a brighter world. Nokia is a global leader in connectivity for ...

New

The PJF Group

Physical Design Engineer

Bodega Bay, CA

$180K - $230K/yr

We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our ... Profile of preferred candidate includes 10 + years of hands-on experience, custom ASIC, strong ...

Nokia

Sr ASIC Physical Design Engineer

Sunnyvale, CA · On-site

$371K/yr

Nokia of America Corporation , Sr ASIC Physical Design Engineer (Multiple Positions), Sunnyvale, CA. Responsibilities * Support specification, design, and implementation of digital hardware, applying ...

The PJF Group

Physical Design Engineer

Bodega Bay, CA · On-site

$161K - $166K/yr

We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our ... Profile of preferred candidate includes 10 + years of hands-on experience, custom ASIC, strong ...

Socionext US

Physical Design Engineer

Milpitas, CA · On-site

$195K - $220K/yr

Physical Design Engineer - Socionext America, Milpitas Description Socionext Inc. (SNI) is an ... Critical to this position is the ability to articulate technical discussions with ASIC Customers ...

next page

Showing results 1-20

All JobsAsic Physical Design Engineer JobsAsic Physical Design Engineer Jobs in California

Asic Physical Design Engineer information

See California salary details

$93.8K

$139.6K

How much do asic physical design engineer jobs pay per year?

As of Aug 24, 2026, the average yearly pay for asic physical design engineer in California is $137,583.00, according to ZipRecruiter salary data. Most workers in this role earn between $134,200.00 and $138,200.00 per year, depending on experience, location, and employer.

What is an ASIC Physical Design Engineer?

An ASIC Physical Design Engineer is responsible for the back-end design and implementation of integrated circuits (ICs). They handle tasks such as floorplanning, placement, routing, timing closure, power optimization, and Design for Manufacturability (DFM). Using Electronic Design Automation (EDA) tools, they ensure the IC meets performance, power, and area (PPA) requirements. They collaborate with front-end design, verification, and fabrication teams to ensure a successful chip tape-out.

What are the key skills and qualifications needed to thrive as an ASIC Physical Design Engineer?

As an ASIC Physical Design Engineer, you need strong expertise in digital design, timing analysis, and semiconductor technology, often supported by a degree in electrical or computer engineering. Familiarity with EDA tools like Cadence, Synopsys, and Mentor Graphics for place-and-route, as well as relevant certifications in VLSI design, are highly valuable. Attention to detail, effective communication, and problem-solving abilities distinguish top professionals in this field. These competencies are crucial for ensuring accurate, efficient, and manufacturable ASIC designs in a fast-paced technological environment.

What are the typical daily responsibilities of an ASIC Physical Design Engineer?

As an ASIC Physical Design Engineer, your daily tasks often include translating RTL designs into physical layouts, performing place-and-route, running static timing analysis, and optimizing power, performance, and area metrics. You will frequently collaborate with design, verification, and fabrication teams to address design challenges and ensure seamless integration of IP blocks. Regular project meetings, documentation of design processes, and participation in design reviews are also common. This role involves balancing technical precision with teamwork, making communication skills and adaptability essential for success.

What are the most commonly searched types of Asic Physical Design Engineer jobs in California?

The most popular types of Asic Physical Design Engineer jobs in California are:

What are popular job titles related to Asic Physical Design Engineer jobs in California?

For Asic Physical Design Engineer jobs in California, the most frequently searched job titles are:

What job categories do people searching Asic Physical Design Engineer jobs in California look for?

The top searched job categories for Asic Physical Design Engineer jobs in California are:

Asic Physical Design Engineer jobs near you
Infographic showing various Asic Physical Design Engineer job openings in California as of August 2026, with employment types broken down into 1% As Needed, 81% Full Time, 14% Part Time, 1% Temporary, 2% Contract, and 1% Nights. Highlights an 97% Physical, 1% Hybrid, and 2% Remote job distribution, with an average salary of $137,583 per year, or $66.1 per hour.

Senior ASIC Physical Design Engineer - San Jose, CA (100% Onsite) - FTE Permanent role - AS

Central Business Solutions, Inc

San Jose, CA • On-site

$150 - $190/hr

Other

Posted 18 days ago

Job description

Senior ASIC Physical Design Engineer - San Jose, CA (100% Onsite) - FTE Permanent role - AS

San Jose, CA

Title: Senior ASIC Physical Design Engineer
Location: San Jose, CA (100% Onsite)
Location for the role is on-site at San Jose, 5-days a week
Type: FTE Permanent role

Job Description:
Client is searching for a Physical Design Engineer to join the ASIC Products Division. This position involves working with the latest technology to continue driving next generation AI designs. This position will require in-depth knowledge and expertise in Physical Design aspects of taking Netlist to silicon tape-out.

Responsibilities include, but are not limited to the following:

  • Execution of Physical Design, Physical Verification, and Timing Closure
  • Timing closure through various methods and strategies; preferable in-depth experience in top-level STA
  • EM/IR Analysis, Place and Route
  • Clock Tree Synthesis; experience with custom clock trees, insertion reduction and skew balancing techniques
  • Floor-planning and Layout; preferable in-depth experience in top-level floorplanning
  • Flow and Methodology Development
  • Collaborating with IC Design RTL Engineers

Required attributes:

  • TCL/PERL Scripting
  • Proficiency in related EDA Tools
  • Full physical design cycle experience: RTL to Tape-out
  • Excellent verbal and written communication skills

Education and Experience Requirements:

  • Minimum: Bachelor 0 a0degree required in Electrical Engineering or Electronics Engineering
  • 8+ Years of relevant experience
#J-18808-Ljbffr

Apply