2

Entry Level Asic Design Engineer Jobs (NOW HIRING)

We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded ...

We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded ...

next page

Showing results 1-20

Entry Level Asic Design Engineer information

See salary details

$94K

$150.2K

$202K

How much do entry level asic design engineer jobs pay per year?

As of May 31, 2026, the average yearly pay for entry level asic design engineer in the United States is $150,195.00, according to ZipRecruiter salary data. Most workers in this role earn between $131,500.00 and $180,000.00 per year, depending on experience, location, and employer.

What is an Entry Level ASIC Design Engineer job?

An Entry Level ASIC Design Engineer is responsible for assisting in the design, development, and testing of Application-Specific Integrated Circuits (ASICs). They work with senior engineers to define specifications, write hardware descriptions using languages like Verilog or VHDL, and perform simulations to validate designs. They may also collaborate with verification teams, support synthesis and timing analysis, and help troubleshoot design issues. This role requires a strong foundation in digital logic design, semiconductor fundamentals, and hardware design methodologies.

What are the key skills and qualifications needed to thrive in the Entry Level Asic Design Engineer position, and why are they important?

To thrive as an Entry Level ASIC Design Engineer, you need a solid understanding of digital logic design, hardware description languages (such as Verilog or VHDL), and a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools like Synopsys or Cadence and experience with simulation and verification environments are commonly expected. Strong problem-solving skills, effective communication, and the ability to work collaboratively make candidates stand out. These competencies enable precise design, successful project collaboration, and adaptation to the fast-paced, detail-oriented nature of ASIC development.

What are the typical daily responsibilities for an Entry Level ASIC Design Engineer?

As an Entry Level ASIC Design Engineer, your daily tasks often include writing and debugging code in hardware description languages, running simulations to verify functionality, and collaborating with senior engineers to implement and optimize chip designs. You may also assist with testbench development, participate in design reviews, and document your progress for project tracking. Expect to work closely with a multidisciplinary team—including verification, layout, and software engineers—to ensure the final product meets performance and reliability standards. This collaborative, fast-paced environment provides valuable hands-on experience and growth opportunities for engineers early in their careers.
What cities are hiring for Entry Level Asic Design Engineer jobs? Cities with the most Entry Level Asic Design Engineer job openings:
What are the most commonly searched types of Asic Design Engineer jobs? The most popular types of Asic Design Engineer jobs are:
What states have the most Entry Level Asic Design Engineer jobs? States with the most job openings for Entry Level Asic Design Engineer jobs include:
Infographic showing various Entry Level Asic Design Engineer job openings in the United States as of May 2026, with employment types broken down into 100% Full Time. Highlights an 96% Physical, and 4% Remote job distribution, with an average salary of $150,195 per year, or $72.2 per hour.
Sr. ASIC Design Engineer

Full-time

Posted 24 days ago


Hewlett Packard Enterprise rating

8.3

Company rating: 8.3 out of 10

Based on 23 frontline employees who took The Breakroom Quiz

30th of 137 rated electronics manufacturers


Job description

Sr. ASIC Design EngineerThis role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

Job Family Definition:

HPE Networking is a leading provider of advanced routers and switches for the internet.We keep the world connected with speed, reliability, security, and ease of use.At HPE Networking Silicon group, we push the boundaries of what is possible in a piece of silicondie.We buildcutting edgenetworking chips used to buildourworld-class routers and switches.

Bring your passion and there are no boundaries to what you canaccomplishhere. We are likea start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips.

As part of our fast-pacedsilicongroup, you willbecome an expertinbuildinghigh-speedASICs, from specifications to final netlist.We give you opportunities to work on complexmodules and subsystemswhere you can challenge yourself and grow.

Open communications, empowerment, innovation,teamwork,and customer success are the foundations ofteamculture.Thus, you set your own limits for learning,achievements,and rewards.

Responsibilities:

  • You will start with a functional specification of a module and produce a detailed micro-architecturespecificationthat meets the power/area requirements.

  • You will implement the design using Verilog or System Verilog

  • Write functional coverage/SVAto help verification catch corner casebugs.

  • You will work withthe PhysicalDesign team foroptimalfloorplan andtiming closure. You willidentifyand fix timing in RTL to meet the frequency target.

  • Work with the Verification team to make sure your block is fullyvalidated.

  • You will have opportunities to improveleadershipskillsby providingmentoring/guidance to new college-grad engineers andinterns.

Recommended skills

  • Bachelor's degree in Electrical Engineeringrequired(Master'sstronglydesired) with 5+years of relevantexperience.

  • Strong analytical/problem solving skills.

  • Knowledge of Computer Architecture/networking protocols through graduate level courses orpriorworkis a plus.

  • Strong coding skills in Verilog/System Verilog through courses/projects andpreviouswork experienceisdesired.

  • Knowledge of synthesis/lintand otherstate-of-the-artEDA toolsisdesired.

  • Excellent written and verbalcommunicationsskillsaregood to have.

  • Knowledge of Perl/Python is aplus.

  • Experience with AI agentic tools is a plus.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates#networking

Job:

Engineering

Job Level:

TCP_04"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 153,500 - 310,500 in California
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

No Fees Notice & Recruitment Fraud Disclaimer

It has come to HPE's attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendorswill never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.


What Hewlett Packard Enterprise employees say

Pay

Hours and flexibility

Workplace

Get the full story on Breakroom