ZipRecruiter

Log In

1

Digital Asic Design Engineer Jobs (NOW HIRING)

Qualcomm

Digital ASIC Design Engineer

San Diego, CA · On-site

$98.50K - $147.70K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

A4G Solutions LLC

ASIC designer

Waukesha, WI · On-site

$40 - $50/hr

Qualifications/Requirements * BS in Electrical Engineering or similar with at least 10 years mixed ... Demonstrated experience in digital ASIC (System Verilog/VHDL) design and simulation tools ...

A4G Solutions LLC

ASIC designer

Waukesha, WI · On-site

$40 - $50/hr

Qualifications/Requirements * BS in Electrical Engineering or similar with at least 10 years mixed ... Demonstrated experience in digital ASIC (System Verilog/VHDL) design and simulation tools ...

next page

Showing results 1-20

People also search for

All JobsDigital Asic Design Engineer Jobs

Digital Asic Design Engineer information

See salary details

$80.5K

$139.4K

$182.5K

How much do digital asic design engineer jobs pay per year?

As of May 31, 2026, the average yearly pay for digital asic design engineer in the United States is $139,368.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Digital ASIC Design Engineer, and why are they important?

To thrive as a Digital ASIC Design Engineer, you need a strong background in digital logic design, hardware description languages (such as Verilog or VHDL), and an engineering degree in electrical or computer engineering. Familiarity with EDA tools like Synopsys or Cadence, as well as experience with simulation and verification tools, is typically required. Analytical thinking, problem-solving abilities, and effective teamwork are crucial soft skills for this role. These competencies ensure the accurate design, verification, and implementation of complex digital systems, which are essential for successful chip development.

What are some typical challenges Digital ASIC Design Engineers face when working on complex chip projects?

Digital ASIC Design Engineers often encounter challenges such as meeting strict timing, power, and area constraints while ensuring the chip's functionality aligns with specifications. Managing the complexity of integrating multiple IP cores and collaborating with verification, physical design, and software teams can also be demanding. Additionally, adapting to evolving EDA tools and methodologies and troubleshooting unexpected design bugs during simulation or post-silicon validation are common aspects of the role. Effective communication and problem-solving skills are essential to overcome these challenges and deliver successful ASIC designs.

What are Digital ASIC Design Engineers?

Digital ASIC (Application-Specific Integrated Circuit) Design Engineers are professionals who design and develop custom integrated circuits tailored for specific digital applications. They are responsible for the entire design process, from initial specifications and architecture to logic design, verification, synthesis, and testing. These engineers use hardware description languages like VHDL or Verilog and work closely with other engineering teams to ensure the ASIC meets performance, power, and area requirements. Their work is crucial in industries such as telecommunications, consumer electronics, automotive, and computing, where specialized chips are needed.

What is the difference between Digital Asic Design Engineer vs Digital FPGA Design Engineer?

AspectDigital Asic Design EngineerDigital FPGA Design Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering or Computer Engineering; knowledge of ASIC design toolsBachelor's or Master's in Electrical Engineering or Computer Engineering; FPGA design experience
Work EnvironmentDesigning custom chips for manufacturing; working in semiconductor labs or design housesDeveloping and testing FPGA prototypes; working in hardware labs or R&D teams
Industry UsageUsed in high-volume consumer electronics, automotive, and telecom productsCommon in prototyping, testing, and low-volume applications

Digital Asic Design Engineers focus on designing custom integrated circuits for mass production, while Digital FPGA Design Engineers develop programmable FPGA solutions for testing and rapid prototyping. Both roles require strong digital design skills and similar educational backgrounds, but differ in their application and work environment.

More about Digital Asic Design Engineer jobs
What cities are hiring for Digital Asic Design Engineer jobs? Cities with the most Digital Asic Design Engineer job openings:
What job categories do people searching Digital Asic Design Engineer jobs look for? The top searched job categories for Digital Asic Design Engineer jobs are:
Digital Asic Design Engineer jobs near you
Infographic showing various Digital Asic Design Engineer job openings in the United States as of May 2026, with employment types broken down into 91% Full Time, 7% Part Time, and 2% Contract. Highlights an 89% Physical, and 11% Hybrid job distribution, with an average salary of $139,368 per year, or $67 per hour.

Principal ASIC Design Engineer

Fusion408

Carlsbad, CA • On-site

Full-time

Posted 4 days ago

Job description

Principal ASIC Design Engineer
Description:
Expertise in at least 3 of the following: communication system design, RF radio design, digital ASIC design, applications platforms, and semiconductor device modeling.
Requirements:
Principal Engineer will be responsible for design and development from multiple ASIC blocks to a complete Core/Chip in communications/digital signal processing (DSP) IC products. These include building blocks/Cores for communication functions. The responsibility includes working with system engineering or product marketing department to close design specifications, define block/core/chip architectures, carry out and verify the design.
Need to Have:
  • Communications/DSP algorithm and efficient implementations.
  • System-on-the-chip architectures
  • Knowledge and hand-on experience from industry ASIC design flow including RTL coding, debugging/verification, synthesizing and supporting timing closure.
  • Design experience in Communications/DSP building blocks and/or SOC functional modules.
  • Experience with design tools such as NCSIM (and/or VCS), Cadence RC or Synopsys DC compiler,
  • Experience with multiple IC tape-out in industry.
  • Experience in chip bring up and performance measurement for IC and systems in laboratory to characterize and debug building blocks
  • MS in EE with 12 years of experience or Ph.D. in EE with 10 years of experience.

Apply