ASIC Design Engineer
$165K - $241.40K/yr
Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
$165K - $241.40K/yr
Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
$165K - $241.40K/yr
Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
NVIDIA is seeking ASIC Design Engineers to implement the world's leading SoC's and GPU's. This ... Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is ...
NVIDIA is seeking ASIC Design Engineers to implement the world's leading SoC's and GPU's. This ... Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is ...
San Jose, CA · On-site
$180K - $210K/yr
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of ... Strong understanding of digital logic design and complex synchronous/asynchronous interfaces.
San Jose, CA · On-site
$180K - $210K/yr
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of ... Strong understanding of digital logic design and complex synchronous/asynchronous interfaces.
$180K - $210K/yr
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of ... Strong understanding of digital logic design and complex synchronous/asynchronous interfaces.
$180K - $210K/yr
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of ... Strong understanding of digital logic design and complex synchronous/asynchronous interfaces.
San Jose, CA · On-site
$165K - $241.40K/yr
Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
San Jose, CA · On-site
$165K - $241.40K/yr
Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of ... Strong understanding of digital logic design and complex synchronous/asynchronous interfaces.
Quick apply
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of ... Strong understanding of digital logic design and complex synchronous/asynchronous interfaces.
$165K - $241.40K/yr
Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
$165K - $241.40K/yr
Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
$170K - $190K/yr
Fixed-point arithmetic and quantization Work within a large group of ASIC design engineers to deliver digital ASIC designs for FPGA and ASIC products Additional duties as required Qualifications:
Quick apply
$170K - $190K/yr
Fixed-point arithmetic and quantization Work within a large group of ASIC design engineers to deliver digital ASIC designs for FPGA and ASIC products Additional duties as required Qualifications:
Your Team, Your Impact As a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business Group, the team developing the high performance connectivity silicon ...
Your Team, Your Impact As a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business Group, the team developing the high performance connectivity silicon ...
NVIDIA is seeking ASIC Design Engineers to implement the world's leading SoC's and GPU's. This ... Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is ...
NVIDIA is seeking ASIC Design Engineers to implement the world's leading SoC's and GPU's. This ... Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is ...
SoC (system on chip), Security, ASIC, Digital Design, Crypto, Cryptography, Encryption, side-channel, subsystem, lead Minimum Qualifications: • Bachelor's degree in Science, Engineering, or related ...
SoC (system on chip), Security, ASIC, Digital Design, Crypto, Cryptography, Encryption, side-channel, subsystem, lead Minimum Qualifications: • Bachelor's degree in Science, Engineering, or related ...
$165K - $241.40K/yr
Bachelor's degree in Electrical or Computer Engineering and 7+ years of ASIC design experience, or ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
$165K - $241.40K/yr
Bachelor's degree in Electrical or Computer Engineering and 7+ years of ASIC design experience, or ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
$165K - $241.40K/yr
Bachelor's degree in Electrical or Computer Engineering and 7+ years of ASIC design experience, or ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
$165K - $241.40K/yr
Bachelor's degree in Electrical or Computer Engineering and 7+ years of ASIC design experience, or ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
San Jose, CA · On-site
$165K - $241.40K/yr
Bachelor's degree in Electrical or Computer Engineering and 7+ years of ASIC design experience, or ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
San Jose, CA · On-site
$165K - $241.40K/yr
Bachelor's degree in Electrical or Computer Engineering and 7+ years of ASIC design experience, or ... digital worlds. These solutions provide customers with unparalleled security, visibility, and ...
We have an integrated ASIC team enabling engineers to wear many hats from digital design, verification, the physical flow, to testing in the lab with opportunities to meet doctors and witness ...
We have an integrated ASIC team enabling engineers to wear many hats from digital design, verification, the physical flow, to testing in the lab with opportunities to meet doctors and witness ...
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design ... Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, CMOS ...
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design ... Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, CMOS ...
Asic Design Engineer Location: Mountain View CA (Remote) Note: Seeking candidate with Fusion ... Good in understanding RTL Design and Digital concepts * Strong experience with EDA tools: Fusion ...
Asic Design Engineer Location: Mountain View CA (Remote) Note: Seeking candidate with Fusion ... Good in understanding RTL Design and Digital concepts * Strong experience with EDA tools: Fusion ...
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design ... Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, CMOS ...
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design ... Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, CMOS ...
$210K - $295K/yr
PRINCIPAL ASIC DESIGN ENGINEER (STARSHIELD) Starshield leverages SpaceX's Starlink technology and ... Design digital ASICs and/or FPGAs for Starshield projects. * Evaluate architectural trade-offs ...
$210K - $295K/yr
PRINCIPAL ASIC DESIGN ENGINEER (STARSHIELD) Starshield leverages SpaceX's Starlink technology and ... Design digital ASICs and/or FPGAs for Starshield projects. * Evaluate architectural trade-offs ...
$200K - $285K/yr
Design digital ASICs and/or FPGAs for Starshield projects. * Evaluate architectural trade-offs ... Principal ASIC Design Engineer: $200,000.00 - $285,000.00/per year Your actual level and base ...
$200K - $285K/yr
Design digital ASICs and/or FPGAs for Starshield projects. * Evaluate architectural trade-offs ... Principal ASIC Design Engineer: $200,000.00 - $285,000.00/per year Your actual level and base ...
$80.5K - $89.8K
0% of jobs
$89.8K - $99K
0% of jobs
$99K - $108.3K
1% of jobs
$108.3K - $117.6K
0% of jobs
$117.6K - $126.9K
0% of jobs
$130.7K is the 25th percentile. Wages below this are outliers.
$126.9K - $136.1K
57% of jobs
$140.1K is the 75th percentile. Wages above this are outliers.
$136.1K - $145.4K
38% of jobs
$145.4K - $154.7K
0% of jobs
$154.7K - $164K
1% of jobs
$164K - $173.2K
1% of jobs
$173.2K - $182.5K
1% of jobs
$80.5K
$139.4K
$182.5K
| Aspect | Digital Asic Design Engineer | Digital FPGA Design Engineer |
|---|---|---|
| Required Credentials | Bachelor's or Master's in Electrical Engineering or Computer Engineering; knowledge of ASIC design tools | Bachelor's or Master's in Electrical Engineering or Computer Engineering; FPGA design experience |
| Work Environment | Designing custom chips for manufacturing; working in semiconductor labs or design houses | Developing and testing FPGA prototypes; working in hardware labs or R&D teams |
| Industry Usage | Used in high-volume consumer electronics, automotive, and telecom products | Common in prototyping, testing, and low-volume applications |
Digital Asic Design Engineers focus on designing custom integrated circuits for mass production, while Digital FPGA Design Engineers develop programmable FPGA solutions for testing and rapid prototyping. Both roles require strong digital design skills and similar educational backgrounds, but differ in their application and work environment.

$165K - $241.40K/yr
Full-time
Medical, Dental, Vision, Life, Retirement, PTO
Posted 12 days ago
8.6
Based on 39 frontline employees who took The Breakroom Quiz
15th of 137 rated electronics manufacturers
Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.
This role requires being onsite in San Jose, CA at least 4 days/week.
Meet the TeamJoin the Cisco Silicon One team in developing a unified silicon architecture for web scale and service provider networks. Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and cafe, social interest groups, and philanthropy), with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide.
Your Impact
Contribute to the architecture and micro-architecture of high-performance ASIC subsystems for next-generation data center silicon.
Design and implement high-frequency, high-performance RTL in Verilog / System Verilog, meeting aggressive timing, power, and area targets.
Develop design and micro-architecture specifications and participate in technical design reviews.
Collaborate closely with verification teams to resolve design issues and drive functional coverage closure.
Work with physical design teams to address timing, synthesis, and place-and-route challenges.
Debug and root-cause issues across simulation, system integration, and silicon bring-up environments.
Contribute to post-silicon validation and lab bring-up to ensure successful silicon delivery.
Minimum Qualifications
Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 1 year of related experience.
Experience with at least one full ASIC tapeout, preferably at advanced technology nodes.
Strong expertise in Verilog/System Verilog RTL design for high-performance ASICs.
Understanding of timing closure, power optimization, and clock gating techniques.
Experience with ASIC design flows including simulation, synthesis, and static timing analysis.
Experience with debug and problem-solving skills.
Preferred Qualifications
Experience with data center networking or storage architectures, including RDMA and NVMe-over-TCP.
Experience with ARM-based SoC architectures and protocols such as AXI, CHI, APB, and AHB.
Design experience with high-speed interfaces including PCIe, Ethernet MAC, DDR/LPDDR, and DMA engines.
Experience integrating third-party IPs into SoC designs.
Proficiency in engineering scripting and automation (Python, Perl, TCL, shell).
Experience with emulation, prototyping, or formal verification tools.
At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $165,000.00 to $241,400.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:
10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.
Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:
.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
The applicable full salary ranges for this position, by specific state, are listed below:
New York City Metro Area:
$165,000.00 - $277,600.00Non-Metro New York state & Washington state:
$146,700.00 - $247,000.00* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
Get the full story on Breakroom
Sourced by ZipRecruiter
Cisco Systems, a global tech titan based in San Jose, CA, US, operates in the information technology and services industry. Founded in 1984, the company was derived from a project between two computer scientists from Stanford University. They aimed to connect different networks of computer systems at the university, resulting in the first multi-protocol router, and subsequently, the birth of Cisco. As an industry-leading manufacturer of networking hardware and telecommunications equipment, Cisco's product and services range includes routers, switches, firewall devices, and telecommunication technology. The company's mission, "to shape the future of the Internet by creating unprecedented value and opportunity for our customers, employees, investors, and ecosystem partners," is a testament to its pursuit of technology-forward innovation and customer satisfaction.
Computer and computer peripheral equipment and software wholesalers
10,000+ Employees
San Jose, CA, US
1984