ZipRecruiter

Log In

1

Low Power Asic Design Engineer Jobs (NOW HIRING)

InterSources

ASIC RTL Design Engineer

Santa Clara, CA · On-site

ASIC RTL Design Engineer Responsible for microarchitecture and RTL design of high performance data ... Write high performance and low power Verilog RTL, synthesis and timing closure. Collaborate with ...

New

Qualcomm

Design Engineer (Low Power)

Santa Clara, CA · On-site

$176K - $264K/yr

... Low Power micro-architecture, Power Intent/Implementation, power estimates and power reduction ... The candidate will work hands-on and own their design through the full ASIC development process ...

Apple

Wireless Design Engineer

San Diego, CA

$171K - $302K/yr

As a Wireless Design Engineer, you will be responsible for RTL design of wireless MAC and its ... low power ASIC design for wireless MAC, including: Writing specifications and other documents ...

Apple

Wireless Design Engineer

San Diego, CA

$171K - $302K/yr

As a Wireless Design Engineer, you will be responsible for RTL design of wireless MAC and its ... low power ASIC design for wireless MAC, including: Writing specifications and other documents ...

next page

Showing results 1-20

People also search for

All JobsLow Power Asic Design Engineer Jobs

Low Power Asic Design Engineer information

See salary details

$94K

$150.2K

$202K

How much do low power asic design engineer jobs pay per year?

As of Jun 5, 2026, the average yearly pay for low power asic design engineer in the United States is $150,195.00, according to ZipRecruiter salary data. Most workers in this role earn between $131,500.00 and $180,000.00 per year, depending on experience, location, and employer.

What are some common challenges faced by Low Power ASIC Design Engineers when optimizing circuits for minimal energy consumption?

Low Power ASIC Design Engineers often encounter the challenge of balancing power efficiency with performance and area constraints. Achieving aggressive power targets may require employing advanced techniques like clock gating, multi-voltage domains, and power gating, which can add complexity to the design and verification process. Additionally, collaborating closely with cross-functional teams such as architecture, verification, and physical design is crucial to ensure that low power strategies do not negatively impact the overall functionality or manufacturability of the chip. Keeping up with evolving process technologies and power estimation tools is also essential to deliver successful low power ASIC solutions.

What are the key skills and qualifications needed to thrive as a Low Power ASIC Design Engineer, and why are they important?

To excel as a Low Power ASIC Design Engineer, you need a solid background in digital electronics, integrated circuit design, and power optimization techniques, often supported by a degree in electrical or computer engineering. Familiarity with EDA tools like Cadence, Synopsys, and power analysis tools, as well as experience with hardware description languages (HDLs) such as Verilog or VHDL, is typically required. Strong problem-solving, attention to detail, and effective collaboration skills help engineers navigate complex design challenges and work efficiently within multidisciplinary teams. These abilities are crucial for creating energy-efficient, high-performance ASICs that meet stringent power and functionality requirements in today's technology landscape.

What does a Low Power ASIC Design Engineer do?

A Low Power ASIC Design Engineer specializes in designing Application-Specific Integrated Circuits (ASICs) with a focus on minimizing power consumption. They use various techniques at the architectural, circuit, and physical design levels to reduce both dynamic and static power, ensuring the chip meets performance and efficiency requirements. Their responsibilities often include power analysis, optimization, verification, and collaborating with other engineering teams throughout the design process. This role is crucial for developing chips used in battery-powered or energy-sensitive applications such as mobile devices, IoT, and wearable technology.

What is the difference between Low Power Asic Design Engineer vs Digital ASIC Design Engineer?

AspectLow Power ASIC Design EngineerDigital ASIC Design Engineer
FocusDesigning ASICs optimized for low power consumptionDesigning digital ASICs with a focus on performance and functionality
SkillsLow power techniques, power analysis, low power verificationDigital logic design, RTL coding, verification
Work EnvironmentSemiconductor companies, chip design firmsSemiconductor companies, integrated circuit design firms
CertificationsASIC design, low power design coursesASIC design, digital design certifications

While both roles involve ASIC design, the Low Power ASIC Design Engineer specializes in reducing power consumption, whereas the Digital ASIC Design Engineer focuses on digital logic and performance. The roles often overlap, but the primary distinction lies in the emphasis on power optimization versus digital functionality.

Infographic showing various Low Power Asic Design Engineer job openings in the United States as of May 2026, with employment types broken down into 5% As Needed, 5% Full Time, 69% Part Time, and 21% Contract. Highlights an 96% Physical, 1% Hybrid, and 3% Remote job distribution, with an average salary of $150,195 per year, or $72.2 per hour.

ASIC Design Engineer - Remote

Futran Tech Solutions Pvt. Ltd.

Remote

Full-time

Posted 22 days ago

Job description

ASIC Design Engineer(Remote)
MUST HAVE: AEROSPACE , DEEP UNDERSTANDING ASIC, DO254, DIGITAL CIRCUITS
Position Overview:
We are looking for an experienced ASIC Design Engineer with a strong background in the design, verification, and implementation of Application-Specific Integrated Circuits (ASICs) for aerospace applications. The ideal candidate will have extensive experience working on high-reliability, high-performance digital circuits, and a deep understanding of ASIC design processes, in consideration of DO254.
  1. Key Responsibilities:
  • ASIC Design and Development: Design and develop high-performance, low-power, and highly reliable ASICs for aerospace systems, ensuring compliance with stringent aerospace industry standards like DO254 .
  • System-Level Design Integration: Work closely with system engineers to ensure seamless integration of ASICs into larger aerospace systems, including payloads, communications, and avionics systems.
  • Verification and Testing: Conduct thorough verification and validation of ASIC designs, including functional verification, timing analysis, and design for testability (DFT). Perform failure analysis and debug of complex ASIC designs.
  • RTL Design & Simulation: Write RTL (Register Transfer Level) code in Verilog or VHDL, and perform simulations using industry-standard tools like ModelSim, Cadence, or Synopsys.
  • Design for Reliability: Focus on designing for high-reliability and radiation tolerance,
  • Cross-Functional Collaboration: Collaborate with cross-functional teams like = hardware engineers, software engineers, and test engineers.
  1. Qualifications & Skills:
  • Education: Bachelor's, Master's, or PhD degree in Electrical Engineering, Computer Engineering, or a related field.
  • Experience:
    • Minimum of 5-8 years of hands-on experience in ASIC design for aerospace, defense.
    • Proven expertise in designing ASICs that meet high-reliability standards, such as MIL-STD-883, DO-254, or other aerospace-specific certifications.
    • Solid understanding of digital design, RTL coding (Verilog/VHDL), and ASIC flow (synthesis, place & route, timing analysis).
    • Experience with ASIC verification techniques (e.g., functional verification, simulation, emulation, DFT).
    • Knowledge of radiation-hardened (Rad-Hard) or radiation-tolerant ASIC design principles is a plus.
  • Technical Skills:
    • Expertise in Verilog/ VHDL and experience with ASIC synthesis tools like Cadence Genus, Synopsys Design Compiler.
    • Experience with simulation tools such as ModelSim, VCS, or Xilinx Vivado.
    • Familiarity with timing analysis, power optimization, and signal integrity.
    • Experience in FPGA/ASIC hybrid systems and custom digital logic development.
    • Knowledge of PCB design principles and experience working with high-speed boards is a plus.
  • Soft Skills:
    • Excellent problem-solving and analytical skills, with the ability to troubleshoot complex system-level issues.
    • Strong communication skills to interact with cross-functional teams, including engineers, management, and customers.
    • Ability to work independently with minimal supervision, while also collaborating in a team-oriented environment.
    • Detail-oriented and committed to maintaining high standards of quality, safety, and reliability.
  1. Preferred Previous Experience:
  • Experience with space-based electronics or aerospace communications.
  • Familiarity with ISO 9001, AS9100, or similar quality standards in aerospace.
  • Background in radiation effects on electronics or space environmental testing.
  • Familiarity with FPGA-based ASIC prototyping for aerospace applications.

Apply