ZipRecruiter

Log In

1

Low Power Asic Design Engineer Jobs (NOW HIRING)

Apple

ASIC Design and Integration Engineer

Beaverton, OR · On-site

$150K - $277K/yr

Apple's Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer ... Knowledge of low-power design techniques and power optimization strategies. Minimum Qualifications ...

Apple

ASIC Design and Integration Engineer

Beaverton, OR · On-site

$184K - $324K/yr

Apple's Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer ... Knowledge of low-power design techniques and power optimization strategies. Minimum Qualifications ...

Apple

ASIC Design and Integration Engineer

Beaverton, OR

$184K - $324K/yr

Apple's Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer ... Knowledge of low-power design techniques and power optimization strategies. Minimum Qualifications ...

Apple

ASIC Design Engineer - Pixel IP

Sunnyvale, CA · On-site

Description As an ASIC Design Engineer in the Pixel IP design team, you will work closely with architecture, design, and verification teams to design high performance and low power pixel processing ...

previous pagenext page

Showing results 21-40

All JobsTechnology JobsDesktop Support JobsDesktop Engineer JobsLow Power Asic Design Engineer Jobs

Low Power Asic Design Engineer information

See salary details

$94K

$150.2K

$202K

How much do low power asic design engineer jobs pay per year?

As of Sep 10, 2026, the average yearly pay for low power asic design engineer in the United States is $150,195.00, according to ZipRecruiter salary data. Most workers in this role earn between $131,500.00 and $180,000.00 per year, depending on experience, location, and employer.

What does a low power ASIC design engineer do?

A Low Power ASIC Design Engineer specializes in designing Application-Specific Integrated Circuits (ASICs) with a focus on minimizing power consumption. They use various techniques at the architectural, circuit, and physical design levels to reduce both dynamic and static power, ensuring the chip meets performance and efficiency requirements. Their responsibilities often include power analysis, optimization, verification, and collaborating with other engineering teams throughout the design process. This role is crucial for developing chips used in battery-powered or energy-sensitive applications such as mobile devices, IoT, and wearable technology.

What are the key skills and qualifications needed to thrive as a low power ASIC design engineer?

To excel as a Low Power ASIC Design Engineer, you need a solid background in digital electronics, integrated circuit design, and power optimization techniques, often supported by a degree in electrical or computer engineering. Familiarity with EDA tools like Cadence, Synopsys, and power analysis tools, as well as experience with hardware description languages (HDLs) such as Verilog or VHDL, is typically required. Strong problem-solving, attention to detail, and effective collaboration skills help engineers navigate complex design challenges and work efficiently within multidisciplinary teams. These abilities are crucial for creating energy-efficient, high-performance ASICs that meet stringent power and functionality requirements in today's technology landscape.

What are some common challenges faced by low power ASIC design engineers when optimizing circuits for minimal energy consumption?

Low Power ASIC Design Engineers often encounter the challenge of balancing power efficiency with performance and area constraints. Achieving aggressive power targets may require employing advanced techniques like clock gating, multi-voltage domains, and power gating, which can add complexity to the design and verification process. Additionally, collaborating closely with cross-functional teams such as architecture, verification, and physical design is crucial to ensure that low power strategies do not negatively impact the overall functionality or manufacturability of the chip. Keeping up with evolving process technologies and power estimation tools is also essential to deliver successful low power ASIC solutions.

What is the difference between Low Power Asic Design Engineer vs Digital ASIC Design Engineer?

AspectLow Power ASIC Design EngineerDigital ASIC Design Engineer
FocusDesigning ASICs optimized for low power consumptionDesigning digital ASICs with a focus on performance and functionality
SkillsLow power techniques, power analysis, low power verificationDigital logic design, RTL coding, verification
Work EnvironmentSemiconductor companies, chip design firmsSemiconductor companies, integrated circuit design firms
CertificationsASIC design, low power design coursesASIC design, digital design certifications

While both roles involve ASIC design, the Low Power ASIC Design Engineer specializes in reducing power consumption, whereas the Digital ASIC Design Engineer focuses on digital logic and performance. The roles often overlap, but the primary distinction lies in the emphasis on power optimization versus digital functionality.

What are popular job titles related to Low Power Asic Design Engineer jobs?

For Low Power Asic Design Engineer jobs, the most frequently searched job titles are:

Infographic showing various Low Power Asic Design Engineer job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 89% Full Time, 7% Part Time, and 3% Contract. Highlights an 81% Physical, 4% Hybrid, and 15% Remote job distribution, with an average salary of $150,195 per year, or $72.2 per hour.

ASIC Design and Integration Engineer - Silicon Security

Cupertino, CA • On-site

Apple
Computer and Electronic Product Manufacturing • 10K+ employees
Learn more about Appleexternal

Full-time

Re-posted 5 days ago

Apple rating

8.1

Company rating: 8.1 out of 10

Based on 684 frontline employees who took The Breakroom Quiz

6th of 30 rated technology retailers

Job description

Apple's Silicon Security team is looking for a driven ASIC Design Engineer to build the secure subsystems that protect the entire Apple SoC. In this role, you will design the state-of-the-art hardware defenses that prevent complex side channel attacks and ensure the integrity of our customers' most sensitive data across Apple's product line. Our work spans cryptographic engines, side channel attack monitors, data protection logics etc that make Apple devices the most secure consumer electronics in the world.
Description
As an ASIC Design Engineer on the Silicon Security team, you will be responsible for the micro-architecture, RTL design and integration of secure subsystems. Your responsibilities will include:
• Architecting and designing state-of-the-art security features, working closely with Platform Architecture, Design Verification to deliver high performance, area and power efficient RTL Blocks on time
• Integrating security IPs into secure subsystem and ensuring timing, performance and security requirements are met.
• Resolving integration issues across multiple IP blocks and coordinating with IP owners on interface and functionality concerns
• Driving front-end quality flows from RTL to netlist, including hands-on work with Lint, CDC/RDC analysis, UPF development, timing, and Synthesis.
• Leveraging AI-assisted tools to enhance design quality and productivity.
Minimum Qualifications
Bachelors in Electrical Engineering, Computer Engineering or a relevant field and 10 years of industry experience
10 years of RTL design experience using Verilog or SystemVerilog.
Preferred Qualifications
Experience with CDC (Clock Domain Crossing) and RDC (Reset Domain Crossing) analysis and verification.
Familiarity with low-power design techniques and UPF (Unified Power Format).
Solid understanding of digital design fundamentals including synthesis, timing closure, and design for testability.
Background in cryptography and cryptographic algorithm implementation.
Experience with hardware security concepts including key management, physical attack and countermeasures.
Experience with clock and reset architecture at the subsystem level
Strong knowledge of AMBA bus protocols (AXI, AHB, APB).
Experience with hardware security concepts including key management, physical attack and countermeasures

What Apple employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apple logo

About Apple

Sourced by ZipRecruiter

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Cupertino, CA, US

Year founded

1976

View All Apple Jobs

Apply