ZipRecruiter

Log In

1

Asic Verification Jobs in Arizona (NOW HIRING)

previous page

Showing results 41-60

All JobsAsic Verification JobsAsic Verification Jobs in Arizona

Asic Verification information

See Arizona salary details

$82K

$145.4K

$192.9K

How much do asic verification jobs pay per year?

As of Aug 14, 2026, the average yearly pay for asic verification in Arizona is $145,446.00, according to ZipRecruiter salary data. Most workers in this role earn between $126,700.00 and $163,500.00 per year, depending on experience, location, and employer.

What is the difference between Asic Verification vs FPGA Verification?

AspectAsic VerificationFPGA Verification
Required CredentialsBachelor's/Master's in Electrical Engineering or Computer Engineering, knowledge of hardware description languages (HDL)Bachelor's/Master's in Electrical Engineering or Computer Engineering, HDL knowledge
Work EnvironmentDesign teams, hardware labs, simulation environmentsPrototyping labs, hardware testing, simulation
Industry UsageSemiconductor companies, chip design firmsPrototyping, FPGA-based product development
Common Search/ComparisonAsic Verification vs FPGA Verification

Asic Verification and FPGA Verification share similar skills, such as HDL knowledge and hardware testing. However, Asic Verification focuses on validating integrated circuit designs before manufacturing, often involving complex simulation and formal verification. FPGA Verification involves testing programmable hardware prototypes, emphasizing rapid prototyping and hardware-in-the-loop testing. Both roles are essential in hardware development but differ in scope, environment, and end goals.

What are the key skills and qualifications needed to thrive as an ASIC verification engineer?

To thrive as an ASIC Verification Engineer, you need a strong background in digital design, verification methodologies, and hardware description languages such as Verilog or VHDL, often supported by a degree in electrical engineering or a related field. Familiarity with industry-standard verification tools like UVM, SystemVerilog, and simulation or formal verification environments is typically expected. Analytical thinking, attention to detail, and effective communication are essential soft skills for diagnosing complex issues and collaborating with design teams. Mastery of these skills ensures high-quality, error-free ASIC designs and efficient project delivery in a highly technical environment.

What is ASIC verification?

ASIC verification is the process of ensuring that an Application-Specific Integrated Circuit (ASIC) design functions as intended before it is manufactured. It involves using simulation, formal methods, and other verification techniques to catch and correct design errors early, which helps prevent costly mistakes during chip fabrication. Verification engineers create test environments and write testbenches to simulate the ASIC's behavior under different scenarios. This step is critical in the chip design flow, as it directly impacts the quality, reliability, and performance of the final product.

What are some common challenges faced in ASIC verification, and how can new team members effectively overcome them?

A common challenge in ASIC Verification is ensuring comprehensive test coverage to catch subtle design bugs before production. New team members often need to quickly familiarize themselves with complex verification environments and tools such as UVM, SystemVerilog, and simulation platforms. Collaborating closely with design engineers and participating in regular code and coverage reviews can accelerate learning and help resolve issues efficiently. Seeking mentorship from experienced colleagues and actively engaging in team discussions also aids in navigating verification complexities.

What are the most commonly searched types of Asic Verification jobs in Arizona?

The most popular types of Asic Verification jobs in Arizona are:

What are popular job titles related to Asic Verification jobs in Arizona?

For Asic Verification jobs in Arizona, the most frequently searched job titles are:

What job categories do people searching Asic Verification jobs in Arizona look for?

The top searched job categories for Asic Verification jobs in Arizona are:

What cities in Arizona are hiring for Asic Verification jobs?

Cities in Arizona with the most Asic Verification job openings:

Asic Verification jobs near you
Infographic showing various Asic Verification job openings in Arizona as of August 2026, with employment types broken down into 1% As Needed, 81% Full Time, 14% Part Time, and 4% Contract. Highlights an 91% Physical, 2% Hybrid, and 7% Remote job distribution, with an average salary of $145,446 per year, or $69.9 per hour.

Senior Design Verification Engineer

Viasat, Inc.

Tempe, AZ • On-site

$193K - $290K/yr

Full-time

Re-posted 6 days ago

Viasat rating

6.3

Company rating: 6.3 out of 10

Based on 11 frontline employees who took The Breakroom Quiz

78th of 98 rated telecommunications companies

Job description

About us

One team. Global challenges. Infinite opportunities. At Viasat, we’re on a mission to deliver connections with the capacity to change the world. For more than 35 years, Viasat has helped shape how consumers, businesses, governments and militaries around the globe communicate. We’re looking for people who think big, act fearlessly, and create an inclusive environment that drives positive impact to join our team.


What you'll do

At Viasat, you will be joining a talented and motivated team of systems engineers, design engineers, and design verification engineers developing cutting edge communications technology with a focus on high quality and time to market. 

You will be working in a verification environment utilizing current tools and methodologies such as Universal Verification Methodology (UVM) and new DV AI agentic tools.  You will be asked to help evaluate and deploy new technologies for design verification as they become available.

As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs.  You will be responsible for:

  • Design verification planning including test plans
  • Testbench development using SystemVerilog/UVM
  • Hands-on debug with the design team
  • Ensuring quality via collection and analysis of coverage metrics including code and functional coverage
  • Managing regressions and compute resources
  • Tool evaluation and license management
  • Responsible for owning and driving technical issues to resolution

The day-to-day

  • Architecting Design Verification environments for ASICs and FPGAs.  

  • Working with RTL, System and software engineers to determine appropriate coverage closure for chip designs.

  • Create drivers, monitors, scoreboards, sequences, and model predictors for a variety of interfaces and designs.

  • Maintaining and communicating program schedule and task tracking (Agile Jira based).

  • Debugging failing tests, understanding both the UVM testbench and VHDL/Verilog source code, working closely with the RTL developers.


What you'll need
  • 8+ years Design Verification experience including UVM experience

  • Experience in UVM testbench creation and usage

  • Bachelor's Degree in Electrical Engineering, Computer Engineering or a related field

  • Experience with AI and agentic flow methodologies for design verification and chip development

  • Foundational knowledge of digital logic and timing considerations

  • Attention to detail, ability to follow process and coding guidelines, participate in code reviews and accept feedback

  • Experience with industry standard simulators such as Questa, Xcelium and VCS

  • Proven track record of work in UVM testbench development

  • US citizenship

  • Ability to travel up to 10%

  • Must be able to obtain a secret clearance

What will help you on the job

  • Strong written and verbal communication skills, ability to work with a geographically distributed team

  • Object oriented programming experience

  • Familiarity with designing and coding for testbench horizontal and vertical re-use

  • Familiarity with AI coding agents for design verificaiton

  • Ability to work independently, take initiative, and take ownership of tasks and results

#LI-AF1 


Salary range
$155,500.00 - $246,000.00 / annually.For specific work locations within San Jose, the San Francisco Bay area and New York City metropolitan area, the base pay range for this role is $193,500.00- $290,500.00/ annually
At Viasat, we consider many factors when it comes to compensation, including the scope of the position as well as your background and experience. Base pay may vary depending on job-related knowledge, skills, and experience. Additional cash or stock incentives may be provided as part of the compensation package, in addition to a range of medical, financial, and/or other benefits, dependent on the position offered. Learn more about Viasat's comprehensive benefit offerings that are focused on your holistic health and wellness at https://careers.viasat.com/benefits.
EEO Statement

Viasat is proud to be an equal opportunity employer, seeking to create a welcoming and diverse environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, gender, gender identity or expression, sexual orientation, national origin, ancestry, physical or mental disability, medical condition, marital status, genetics, age, or veteran status or any other applicable legally protected status or characteristic. If you would like to request an accommodation on the basis of disability for completing this on-line application, please click here.

Qualifications:
  • 8+ years Design Verification experience including UVM experience

  • Experience in UVM testbench creation and usage

  • Bachelor's Degree in Electrical Engineering, Computer Engineering or a related field

  • Experience with AI and agentic flow methodologies for design verification and chip development

  • Foundational knowledge of digital logic and timing considerations

  • Attention to detail, ability to follow process and coding guidelines, participate in code reviews and accept feedback

  • Experience with industry standard simulators such as Questa, Xcelium and VCS

  • Proven track record of work in UVM testbench development

  • US citizenship

  • Ability to travel up to 10%

  • Must be able to obtain a secret clearance
Education:UNAVAILABLEEmployment Type: FULL_TIME

What Viasat employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

ViaSat logo

About ViaSat

Sourced by ZipRecruiter

At Viasat, we're on a mission to deliver connections with the capacity to change the world. For more than 35 years, Viasat has helped shape how consumers, businesses, governments and militaries around the globe communicate.

Industry

Telecommunications

Company size

5,001 - 10,000 Employees

Headquarters location

Carlsbad, CA, US

Year founded

1986

View All ViaSat Jobs

Apply