ZipRecruiter

Log In

1

Asic Design Engineer Jobs in Washington (NOW HIRING)

3B Staffing LLC

FPGA/ASIC Design Engineer

Reston, VA · On-site

$128K - $176K/yr

Technicall/Professional Reporting to the Manager, Engineering (ASIC/FPGA), the Design Engineer will be part of the key ASIC/FPGA design team, responsible for the delivery of FPGA/ASICs for high-speed ...

3B Staffing LLC

FPGA/ASIC Design Engineer

Reston, VA · On-site

$128K - $176K/yr

Technicall/Professional Reporting to the Manager, Engineering (ASIC/FPGA), the Design Engineer will be part of the key ASIC/FPGA design team, responsible for the delivery of FPGA/ASICs for high-speed ...

next page

Showing results 1-20

All JobsAsic Design Engineer JobsAsic Design Engineer Jobs in Washington

Asic Design Engineer information

See Washington salary details

$106.5K

$170.1K

$228.8K

How much do asic design engineer jobs pay per year?

As of Sep 6, 2026, the average yearly pay for asic design engineer in Washington is $170,111.00, according to ZipRecruiter salary data. Most workers in this role earn between $148,900.00 and $203,900.00 per year, depending on experience, location, and employer.

What is an ASIC design engineer?

ASIC Design Engineers are professionals who design and develop Application-Specific Integrated Circuits (ASICs), which are custom-built semiconductor chips tailored for specific applications or products. They are responsible for the entire design process, including architecture definition, logic design, verification, synthesis, and sometimes physical layout. Their work is crucial in industries like consumer electronics, telecommunications, automotive, and more, ensuring that devices have optimized performance, power efficiency, and functionality for their intended uses.

What does an ASIC design engineer do?

An application specific integrated circuit (ASIC) is an electronic circuit created for a specific purpose, rather than for general use. ASIC design engineers create product design specification (PDS) statements for ASIC, optimize logic design, and create architectural design models. ASIC design engineers often work on a team to deliver ASIC design solutions for standard and complex computing. Knowledge of computer-aided design (CAD) tools, logic simulation, Verilog, and other hardware description languages (HDLs) is integral to career success.

What are the key skills and qualifications needed to thrive as an ASIC design engineer, and why are they important?

To thrive as an ASIC Design Engineer, you need a solid background in electrical engineering, digital logic design, and proficiency with hardware description languages like Verilog or VHDL, usually backed by a relevant degree. Familiarity with EDA tools such as Synopsys or Cadence and knowledge of simulation and verification methodologies are typically required. Strong problem-solving abilities, attention to detail, and effective teamwork set outstanding engineers apart in this role. These skills and qualities are vital for delivering complex, high-performance integrated circuits that meet strict specifications and project deadlines.

What are some common challenges faced by ASIC design engineers during the design and verification phases?

ASIC Design Engineers often encounter challenges such as meeting strict performance and power constraints while ensuring that the design remains within budget and time limits. Debugging complex logic errors during simulation and verification can be particularly demanding, as small mistakes can have significant downstream effects. Additionally, effective communication with cross-functional teams—including software, hardware, and validation engineers—is essential to resolve integration issues and meet project milestones. Adapting to rapidly evolving tools and technologies is also a key part of the role.

What is the difference between Asic Design Engineer vs FPGA Design Engineer?

AspectAsic Design EngineerFPGA Design Engineer
CredentialsBachelor's/Master's in Electrical Engineering or Computer EngineeringBachelor's/Master's in Electrical Engineering or Computer Engineering
Work EnvironmentDesigning custom chips for manufacturingDeveloping programmable logic designs for prototyping and deployment
Industry UsageSemiconductor companies, consumer electronics, automotivePrototyping, testing, and specialized hardware applications

Both roles require similar educational backgrounds and often overlap in skills like HDL programming. However, Asic Design Engineers focus on creating chips for mass production, while FPGA Design Engineers work on flexible, reprogrammable hardware for testing and specific applications.

Are ASIC design engineers in demand?

ASIC design engineers are in high demand due to the growth of semiconductor technology, consumer electronics, and data centers. Skills in hardware description languages like VHDL or Verilog, along with experience in FPGA and ASIC development, increase employability in this field.

How much does an ASIC design engineer make?

The average salary for an ASIC design engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Senior engineers with specialized skills in hardware description languages and verification tools can earn higher salaries, often exceeding $180,000.
More about Asic Design Engineer jobs

What are the most commonly searched types of Asic Design Engineer jobs in Washington?

The most popular types of Asic Design Engineer jobs in Washington are:

What are popular job titles related to Asic Design Engineer jobs in Washington?

For Asic Design Engineer jobs in Washington, the most frequently searched job titles are:

What job categories do people searching Asic Design Engineer jobs in Washington look for?

The top searched job categories for Asic Design Engineer jobs in Washington are:

What are popular job titles related to Asic Design Engineer jobs in WA?

For Asic Design Engineer jobs in WA, the most frequently searched job titles are:

Asic Design Engineer jobs near you
Infographic showing various Asic Design Engineer job openings in Washington as of August 2026, with employment types broken down into 92% Full Time, 6% Part Time, and 2% Contract. Highlights an 76% Physical, 3% Hybrid, and 21% Remote job distribution, with an average salary of $170,111 per year, or $81.8 per hour.

Senior ASIC Physical Design Engineer

Johns Hopkins Applied Physics Laboratory (APL)

Laurel, MD • On-site

Other

Medical, Dental, Vision, Life, Retirement, PTO

Re-posted 6 days ago

Johns Hopkins Applied Physics Laboratory rating

9.6

Company rating: 9.6 out of 10

Based on 8 frontline employees who took The Breakroom Quiz

2nd of 75 rated research

Job description

Description

Do you love building and prototyping robust electrical systems?

Are you passionate about providing real impact to the country’s toughest national security problems?

If so, we're looking for someone like you to join our team at APL.

The Miniature Device Technologies Group develops highly customized tools and techniques required to carry out missions around the globe. Whether it be a quick reaction need from the field or the long-term development of a novel capability, we work hand in hand with our government sponsors to conceive and realize solutions to their most challenging problems. We leverage our multi-disciplinary set of capabilities in custom application-specific integrated circuits (ASIC), printed circuit board (PCB), embedded software, field-programmable gate array (FPGA), and signal processing design to create ultra-small, low-power solutions that exceed comparable commercial alternatives.

We are seeking an experienced senior physical design ASIC design engineer, to help us advance the state-of-the-art in miniature systems for a wide range of applications. In this role, you will be responsible for all back-end flow aspects, including synthesis, top-level floor-planning, timing analysis and design partitioning to meet timing requirements, SCAN and BIST insertion, and physical verification checks. You will be working closely with the ASIC design team to identify back-end issues, and assist in addressing these issues, both in the RTL and gate-level phases of the design. You will help explore process selection for new proposals and designs, assessing aspects such as achievable size and power, and availability of the necessary design features and intellectual property (IP.) Additionally, you will perform custom physical design as needed, both to complete custom block layouts, and to perform custom modifications necessary at the top level of the ASIC.

As a Senior ASIC Physical Design Engineer...

  • Your primary responsibility will be digital back-end flow, from synthesis to a completed, verified top-level layout, ready for tapeout submission
  • You will contribute to process selection for new designs and proposals
  • You will floorplan the top-level layout of the digital and mixed-signal ASICs
  • You will perform timing analysis and design partitioning
  • You will perform SCAN and BIST insertion for maximum defect coverage
  • You will work with digital designers to debug and address back-end related RTL and gate-level issues
  • You will perform all physical verification, including DRC, DRC+, MCD, and LVS
  • You will perform custom physical layout
  • You may assist with ASIC design environment enhancements and scripting
  • You will demonstrate initiative by identifying and driving process improvements, and implementing innovative solutions to complex design challenges
  • You will build and maintain strong working relationships with cross-functional teams, including digital design, verification, and software teams
  • You will provide leadership and guidance to junior physical design engineers, and contribute to their growth and development
  • You will collaborate with the team to achieve project goals and objectives, and drive results through effective teamwork and problem-solving
  • You will foster open communication and collaboration with digital designers, junior physical design engineers, and other stakeholders to ensure seamless project execution

Qualifications

You meet our minimum qualifications for the job if you...

  • Possess an Associate’s degree in a technical field, or a combination of equivalent level experience/education/certifications.
  • Are skilled at using Cadence ASIC design tools for back-end flow implementation
  • Are skilled at using Siemens Calibre physical verification tools
  • Have 6+ years of experience specifically performing back-end ASIC design
  • Are able to obtain an Interim Secret level security clearance by your start date and can ultimately obtain a Secret level clearance. If selected, you will be subject to a government security clearance investigation and must meet the requirements for access to classified information. Eligibility requirements include U.S. citizenship.

You'll go above and beyond our minimum requirements if you...

  • Have experience with custom physical layout in Cadence Virtuoso
  • Are skilled at using Siemens ASIC design tools for back-end flow implementation
  • Have extensive knowledge and experience in ASIC technology characterization for process selection
  • Hold an active clearance and/or have successfully undergone single-scope background investigations in the past.

#LI-AG1


About Us

Why Work at APL?

The Johns Hopkins University Applied Physics Laboratory (APL) brings world-class expertise to our nation’s most critical defense, security, space and science challenges. While we are dedicated to solving complex challenges and pioneering new technologies, what makes us truly outstanding is our culture. We offer a vibrant, welcoming atmosphere where you can bring your authentic self to work, continue to grow, and build strong connections with inspiring teammates.

At APL, we celebrate our differences of perspectives and encourage creativity and bold, new ideas. Our employees enjoy generous benefits, including a robust education assistance program, unparalleled retirement contributions, and a healthy work/life balance. APL’s campus is located in the Baltimore-Washington metro area. Learn more about our career opportunities at https://www.jhuapl.edu/careers.

All qualified applicants will receive consideration for employment without regard to race, creed, color, religion, sex, gender identity or expression, sexual orientation, national origin, age, physical or mental disability, genetic information, veteran status, occupation, marital or familial status, political opinion, personal appearance, or any other characteristic protected by applicable law. APL is committed to providing reasonable accommodation to individuals of all abilities, including those with disabilities. If you require a reasonable accommodation to participate in any part of the hiring process, please contact Accessibility@jhuapl.edu.

The referenced pay range is based on JHU APL’s good faith belief at the time of posting. Actual compensation may vary based on factors such as geographic location, work experience, market conditions, education/training and skill level with consideration for internal parity. For salaried employees scheduled to work less than 40 hours per week, annual salary will be prorated based on the number of hours worked. APL may offer bonuses or other forms of compensation per internal policy and/or contractual designation. Additional compensation may be provided in the form of a sign-on bonus, relocation benefits, locality allowance or discretionary payments for exceptional performance. APL provides eligible staff with a comprehensive benefits package including retirement plans, paid time off, medical, dental, vision, life insurance, short-term disability, long-term disability, flexible spending accounts, education assistance, and training and development. Applications are accepted on a rolling basis.


Minimum Rate
$105,000 Annually
Maximum Rate
$290,000 Annually

What Johns Hopkins Applied Physics Laboratory employees say

Pay

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply