Architecture & RTL: Own the architectural definition, RTL implementation, and system-level ... Enforce a rigorous full-chip CDC (Clock Domain Crossing) and RDC (Reset Domain Crossing) sign-off ...
Architecture & RTL: Own the architectural definition, RTL implementation, and system-level ... Enforce a rigorous full-chip CDC (Clock Domain Crossing) and RDC (Reset Domain Crossing) sign-off ...
ASIC Physical Design Engineer Tektronix Boulder, CO, United States + 1 more
Boulder, CO · On-site
$143K - $147K/yr
... full-chip or major subsystem closure. · Proven ability to define and drive RTL-to-GDSII physical design strategy, resolve complex congestion, timing, power, area, signal integrity, and ...
ASIC Physical Design Engineer Tektronix Boulder, CO, United States + 1 more
Boulder, CO · On-site
$143K - $147K/yr
... full-chip or major subsystem closure. · Proven ability to define and drive RTL-to-GDSII physical design strategy, resolve complex congestion, timing, power, area, signal integrity, and ...
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working alongside experienced engineers and closely with RTL design, architecture, and physical ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working alongside experienced engineers and closely with RTL design, architecture, and physical ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working alongside experienced engineers and closely with RTL design, architecture, and physical ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working alongside experienced engineers and closely with RTL design, architecture, and physical ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$156K/yr
Working closely with architecture, RTL design, and physical design teams, you will take ownership ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$156K/yr
Working closely with architecture, RTL design, and physical design teams, you will take ownership ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$156K/yr
Working closely with architecture, RTL design, and physical design teams, you will take ownership ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$156K/yr
Working closely with architecture, RTL design, and physical design teams, you will take ownership ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$126K/yr
Working alongside experienced engineers and closely with RTL design, architecture, and physical ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$126K/yr
Working alongside experienced engineers and closely with RTL design, architecture, and physical ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
... Chip Lead teams to review the testability and DFT design, clocking and reset architectures early in the design cycle, identifying potential metastability or reset-glitch issues before RTL freeze. The ...
... Chip Lead teams to review the testability and DFT design, clocking and reset architectures early in the design cycle, identifying potential metastability or reset-glitch issues before RTL freeze. The ...
... Chip Lead teams to review the testability and DFT design, clocking and reset architectures early in the design cycle, identifying potential metastability or reset-glitch issues before RTL freeze. The ...
... Chip Lead teams to review the testability and DFT design, clocking and reset architectures early in the design cycle, identifying potential metastability or reset-glitch issues before RTL freeze. The ...
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working closely with architecture, RTL design, and physical design teams, you will take ownership ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working closely with architecture, RTL design, and physical design teams, you will take ownership ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working closely with architecture, RTL design, and physical design teams, you will take ownership ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working closely with architecture, RTL design, and physical design teams, you will take ownership ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
Whetheryou'redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge ... Resolve complex interactions between intellectual property and system-on-chip design environments ...
Whetheryou'redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge ... Resolve complex interactions between intellectual property and system-on-chip design environments ...
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working alongside experienced engineers and closely with RTL design, architecture, and physical ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
CPU Verification Engineer
Fort Collins, CO · On-site
$134K/yr
Working alongside experienced engineers and closely with RTL design, architecture, and physical ... Apply AI-assisted tools and workflows as part of an innovative, modern verification practice.
Senior ASIC Design Engineer
Boulder, CO · On-site
$140K - $175K/yr
Perform hands-on ASIC design including microarchitecture, RTL development, testing, and integration ... We may use artificial intelligence (AI) tools to support parts of the hiring process, such as ...
Quick apply
Senior ASIC Design Engineer
Boulder, CO · On-site
$140K - $175K/yr
Perform hands-on ASIC design including microarchitecture, RTL development, testing, and integration ... We may use artificial intelligence (AI) tools to support parts of the hiring process, such as ...
Senior ASIC Design Engineer
$140K - $175K/yr
Perform hands-on ASIC design including microarchitecture, RTL development, testing, and integration ... We may use artificial intelligence (AI) tools to support parts of the hiring process, such as ...
Senior ASIC Design Engineer
$140K - $175K/yr
Perform hands-on ASIC design including microarchitecture, RTL development, testing, and integration ... We may use artificial intelligence (AI) tools to support parts of the hiring process, such as ...
Digital ASIC Design Manager
Colorado Springs, CO · On-site
$134K/yr
... chip integration--aligning architectural choices to product differentiation, schedule, and ... Lead, mentor, and scale a high-performing organization of architects, RTL designers, and ...
Digital ASIC Design Manager
Colorado Springs, CO · On-site
$134K/yr
... chip integration--aligning architectural choices to product differentiation, schedule, and ... Lead, mentor, and scale a high-performing organization of architects, RTL designers, and ...
DFT ATPG Design and Test Engineer
Fort Collins, CO · On-site
$126K/yr
Whether you're designing next-gen processors, enabling AI breakthroughs, or bringing leading edge ... Resolve complex interactions between intellectual property and system-on-chip design environments ...
DFT ATPG Design and Test Engineer
Fort Collins, CO · On-site
$126K/yr
Whether you're designing next-gen processors, enabling AI breakthroughs, or bringing leading edge ... Resolve complex interactions between intellectual property and system-on-chip design environments ...
... and Chip Lead teams to review the testability and DFT design, clocking and reset architectures early in the design cycle, identifying potential metastability or reset‑glitch issues before RTL ...
... and Chip Lead teams to review the testability and DFT design, clocking and reset architectures early in the design cycle, identifying potential metastability or reset‑glitch issues before RTL ...
Whether you're designing next-gen processors, enabling AI breakthroughs, or bringing leading edge ... Resolve complex interactions between intellectual property and system-on-chip design environments ...
Whether you're designing next-gen processors, enabling AI breakthroughs, or bringing leading edge ... Resolve complex interactions between intellectual property and system-on-chip design environments ...
Whetheryou'redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge ... Resolve complex interactions between intellectual property and system-on-chip design environments ...
Whetheryou'redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge ... Resolve complex interactions between intellectual property and system-on-chip design environments ...
Ai Chip Design Rtl information
What is an AI Chip Design RTL engineer?
What skills and qualifications are needed to thrive as an AI Chip Design RTL engineer?
What are common challenges faced by AI Chip Design RTL engineers during the verification process?
What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?
| Aspect | Ai Chip Design Rtl | Ai Chip Verification Engineer |
|---|---|---|
| Primary Focus | Developing and implementing Register Transfer Level (RTL) code for AI chips | Verifying and validating RTL designs to ensure functionality |
| Skills Required | HDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledge | Simulation, testbench creation, debugging, scripting skills |
| Work Environment | Design teams, hardware development labs, EDA tools | Verification teams, simulation environments, test setups |
| Certifications | Hardware design certifications, FPGA/ASIC training | Verification methodologies, UVM, SystemVerilog certifications |
While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.
What are popular job titles related to Ai Chip Design Rtl jobs in Colorado?
For Ai Chip Design Rtl jobs in Colorado, the most frequently searched job titles are:
What job categories do people searching Ai Chip Design Rtl jobs in Colorado look for?
The top searched job categories for Ai Chip Design Rtl jobs in Colorado are:
What cities in Colorado are hiring for Ai Chip Design Rtl jobs?
Cities in Colorado with the most Ai Chip Design Rtl job openings:

Mixed Signal Digital Design Lead
Fort Collins, CO
$134K/yr
Full-time
Medical, Dental, Vision, Retirement, PTO
Re-posted 19 hours ago
Broadcom rating
8.7
Based on 23 frontline employees who took The Breakroom Quiz
Job description
Please Note:
1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:We are seeking aDigital Mixed-Signal Leadwith a strong digital design and architecture background to lead the development of digital control infrastructures for advanced clocking sub-systems (PLLs, FLLs, and DLLs).
Core Responsibilities
Architecture & RTL:Own the architectural definition, RTL implementation, and system-level integration of the digital logic driving clocking IPs.
Logic Design:Design complex digital control loops, state machines for adaptive calibration, DVFS (dynamic voltage/frequency scaling) controllers, and fractional-N delta-sigma modulators.
Analog Interface:Serve as the primary bridge to Analog Circuit Designers. Translate analog specifications into robust digital architectures and define clean boundaries at the analog-digital interface.
Verification Partnership:Partner with Verification Teams to drive Mixed-Signal Verification (MSV) and Real Number Modeling (RNM) strategies for high-coverage loop simulations.
Physical Design Collaboration:Work with Physical Design Teams to co-optimize floorplanning and protect sensitive analog nodes from digital switching noise.
Sign-off Methodology:Enforce a rigorous full-chip CDC (Clock Domain Crossing) and RDC (Reset Domain Crossing) sign-off methodology for the clocking network.
Candidate Requirements
Education: Bachelors degree
Experience:8+ years of professional digital ASIC design experience.
RTL Mastery:Deep expertise in writing robust, synthesizable SystemVerilog RTL
Process Nodes:Direct experience with advanced technology nodes, specificallyN5, N3P, and beyond.
Track Record:Proven history of steering cross-functional execution from initial concept through to successful tapeouts.
Compensation and Benefits
The annual base salary range for this position is USD 121,900.00 To USD 195,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
About Broadcom
Sourced by ZipRecruiter
Industry
Semiconductor and electronic component manufacturing
Company size
10,000+ Employees
Headquarters location
Palo Alto, CA, US
Year founded
1991