ZipRecruiter

Log In

2

Remote Soc Design Engineer Jobs in Colorado (NOW HIRING)

Kiewit Corporation

Mechanical Design Engineer

Lone Tree, CO · On-site +1

$75K - $101K/yr

Design Engineering Market: Industrial Employment Type: Full Time Position Overview If you are ... Some consideration will be made for fully remote candidates that meet and exceed our requirements ...

Lochner

Airport Design Engineer

Denver, CO · On-site +1

Design of airport engineering projects including runways, taxiways, aprons, airfield lighting ... remote opportunities where business needs allow • Life insurance and disability coverage ...

Creation

Design Engineer, PCB & DFM

Denver, CO · On-site +1

The PCB Layout & Design for Manufacturing (DFM) Engineer is a highly visible technical role within ... The position offers flexibility to be remote, with a strong preference for candidates located in ...

Micron

Staff SSD Systems Design Engineer

Longmont, CO · On-site +1

$146K - $247K/yr

... and design review activities * Collaborate effectively with cross-functional engineering ... Remote and hybrid work arrangements are not supported for this position The US base salary range ...

Micron

Principal SSD Systems Design Engineer

Longmont, CO · On-site +1

$175K - $297K/yr

As a Principal SSD Systems Design Engineer within Micron's Solid State Drive (SSD) Product ... Remote and hybrid work arrangements are not supported for this position The US base salary range ...

IonQ

Senior Staff Electrical Engineer

Louisville, CO · On-site +1

$112K - $146K/yr

As a Senior Staff Electrical Hardware Design Engineer, you will take ownership of full-cycle PCBA ... You will work cross-functionally with RF, mechanical, software, FPGA/SoC, and operations teams to ...

next page

Showing results 1-20

All JobsSoc Design Engineer JobsRemote Soc Design Engineer JobsRemote Soc Design Engineer Jobs in Colorado

Remote Soc Design Engineer information

What are the most commonly searched types of Soc Design Engineer jobs in Colorado?

The most popular types of Soc Design Engineer jobs in Colorado are:

What are popular job titles related to Remote Soc Design Engineer jobs in Colorado?

For Remote Soc Design Engineer jobs in Colorado, the most frequently searched job titles are:

What job categories do people searching Remote Soc Design Engineer jobs in Colorado look for?

The top searched job categories for Remote Soc Design Engineer jobs in Colorado are:

What cities in Colorado are hiring for Remote Soc Design Engineer jobs?

Cities in Colorado with the most Remote Soc Design Engineer job openings:

Remote Soc Design Engineer jobs near you

Senior/Principal Physical Design Engineer (remote)

Denver, CO • Remote

Chelsea Search Group
See more jobs at Chelsea Search Groupexternal

$140K - $144K/yr

Full-time

Posted 4 days ago

Job description

Senior/Principal Physical Design Engineer
Job Description:
We are seeking an experienced Physical Design / P&R Engineer to take a key role in delivering complex, high-performance ASICs from RTL/netlist through GDSII and tapeout. You’ll own critical aspects of physical implementation, including floorplanning, placement, CTS, routing, timing closure, and PPA optimization, working with advanced technologies such as RISC-V, DDR, and SerDes. Using industry-leading tools including Synopsys Fusion Compiler and Siemens Calibre, you’ll solve challenging physical design problems and help drive successful silicon outcomes. This is an opportunity to make a significant technical impact while collaborating with a highly experienced, multidisciplinary ASIC engineering team.
Essential Duties and Qualifications:
• Analyze and optimize designs to meet power, performance, and area (PPA) objectives while satisfying timing, signal integrity, reliability, and manufacturability requirements.
• Collaborate closely with RTL design, verification, DFT, analog/mixed-signal, packaging, and other engineering teams to ensure successful chip integration.
• Develop and optimize floorplans incorporating complex IP and high-speed interfaces, including DDR and SerDes.
• Develop, maintain, and improve physical design flows, scripts, methodologies, and automation to increase efficiency and design quality.
• Identify and resolve congestion, routing, timing, power integrity, and physical verification issues throughout the implementation process.
• Participate in design reviews and provide recommendations regarding floorplanning, physical architecture, implementation strategy, and PPA tradeoffs.
• Perform full-chip physical design implementation from synthesized netlist through GDSII, including floorplanning, power planning, placement, clock tree synthesis (CTS), routing, optimization, and timing closure.
• Perform physical verification and signoff activities using Siemens Calibre, including DRC and LVS verification and resolution of physical design violations.
• Perform static timing analysis and drive timing closure across multiple operating modes, process corners, and design constraints.
• Provide technical guidance and mentoring to other engineers and contribute to the continued development of the team's internal physical design capabilities.
• Support final design signoff and tapeout, ensuring all applicable physical design and verification requirements have been satisfied.
• Support integration and physical implementation of third-party and internally developed IP blocks.
• Support the physical implementation and integration of RISC-V processor-based designs and subsystems, including timing, power, and physical design considerations.
• Troubleshoot complex implementation and signoff issues and drive corrective actions through resolution.
• Utilize Synopsys Fusion Compiler for physical implementation, optimization, and design closure.
Qualifications:
• 10+ years of direct industry experience with ASIC and/or SoC design.
• BSEE/MSEE or equivalent
• Excellent problem-solving skills and attention to detail.
• Experience with industry standard development tools and methodologies.
• Familiarity with RISC architectures (e.g., ARM, MIPS).
• Proficiency in Synopsys Design Compiler and other EDA tools.
• Proven track record of first-pass successes.
• Self-starter with the ability to assume leadership roles.
• Strong background in RTL based digital IC design using Verilog/SystemVerilog
• Strong understanding of digital design principles.
• Willingness to mentor and develop less experienced engineers.