ZipRecruiter

Log In

1

Ai Chip Design Rtl Jobs in Arizona (NOW HIRING)

Cirrus Logic

Senior Digital Design Engineer

Chandler, AZ · On-site

$133K/yr

In this role, you will contribute to the design of system-on-chip (SoC) devices, digital signal ... Develop RTL designs using Verilog and support integration into larger SoC environments. * Design ...

GuideTech LLC

FPGA Design Engineer

Tucson, AZ · On-site

$116K - $160K/yr

Tucson, AZ GuideTech, a subsidiary of Palladyne AI (NASDAQ: PDYN), builds high-performance avionics ... Develop RTL and support simulation, synthesis, place and route, timing closure, hardware ...

GuideTech Open Roles

FPGA Design Engineer

Tucson, AZ · On-site

$116K - $160K/yr

Location : Tucson, AZ GuideTech, a subsidiary of Palladyne AI (NASDAQ: PDYN), builds high ... Develop RTL and support simulation, synthesis, place and route, timing closure, hardware ...

GuideTech LLC

FPGA Design Engineer

Tucson, AZ · On-site

$116K - $160K/yr

Tucson, AZ GuideTech, a subsidiary of Palladyne AI (NASDAQ: PDYN), builds high-performance avionics ... Develop RTL and support simulation, synthesis, place and route, timing closure, hardware ...

Intel

Mixed Signal Logic Design Engineer

Phoenix, AZ · On-site

... chip designs. This position is at the forefront of innovation, requiring collaboration with cross ... Implement specifications/designs in RTL and coordinate the work of other junior designers to ...

Intel

Mixed Signal Logic Design Engineer

Phoenix, AZ · On-site

... chip designs. This position is at the forefront of innovation, requiring collaboration with cross ... Implement specifications/designs in RTL and coordinate the work of other junior designers to ...

Intel

Sr. CPU RTL Front End Methodology Engineer

Phoenix, AZ · On-site

$121K - $167K/yr

... design the next generation of high-performance microprocessors. We are looking for a skilled individual who has hands-on experience in RTL methodologies, coding, debug and effective use of AI tools ...

Intel

Memory Circuit Design Engineer

Phoenix, AZ

Memory array/IP design, memory circuit innovation, test-chip design. * Pre-Si verification, post-Si ... leadership for the AI era, enabling our customers to design leadership products, global ...

Intel

Collateral Design and DFM Engineer

Phoenix, AZ · On-site

$128K - $153K/yr

Hands-on experience in advanced node test chip design and scribe line optimization for 3nm-16nm ... leadership for the AI era, enabling our customers to design leadership products, global ...

next page

Showing results 1-20

All JobsAi Chip Design Rtl JobsAi Chip Design Rtl Jobs in Arizona

Ai Chip Design Rtl information

What is a $900000 AI job?

A $900,000 AI job typically refers to a high-level position in artificial intelligence, such as senior AI researcher, machine learning engineer, or AI architect, often requiring advanced skills in deep learning, neural networks, and hardware design like RTL for AI chips. Such roles usually involve leadership, extensive experience, and may include stock options or bonuses, with compensation reflecting expertise and impact on AI hardware development.

What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?

AspectAi Chip Design RtlAi Chip Verification Engineer
Primary FocusDeveloping and implementing Register Transfer Level (RTL) code for AI chipsVerifying and validating RTL designs to ensure functionality
Skills RequiredHDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledgeSimulation, testbench creation, debugging, scripting skills
Work EnvironmentDesign teams, hardware development labs, EDA toolsVerification teams, simulation environments, test setups
CertificationsHardware design certifications, FPGA/ASIC trainingVerification methodologies, UVM, SystemVerilog certifications

While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.

Will AI replace RTL designers?

AI chip design RTL (Register Transfer Level) development involves creating hardware descriptions that require expert knowledge of digital logic and hardware architecture. While AI tools can assist in automating certain tasks like code generation and verification, they are unlikely to fully replace RTL designers, as human expertise is essential for complex decision-making, optimization, and ensuring design correctness. RTL designers will continue to play a critical role in the chip design process, often working alongside AI-assisted tools to improve efficiency and innovation.

What are some common challenges faced by AI Chip Design RTL engineers during the verification process?

AI Chip Design RTL engineers often encounter challenges in ensuring their designs meet complex functional and performance requirements, especially given the rapid pace of AI hardware advancements. Verification can be particularly demanding due to the need to simulate and test intricate AI workloads, manage large datasets, and debug subtle timing or logic errors. Collaboration with verification teams, system architects, and software engineers is essential to address these issues efficiently and to ensure seamless integration of the RTL code into the broader chip design. Staying up-to-date with the latest verification tools and methodologies is also crucial for success in this role.

Which 3 jobs will survive AI?

AI Chip Design RTL professionals are likely to continue in demand due to the specialized technical skills required for hardware description languages like Verilog and VHDL, which are less easily automated. Jobs involving complex problem-solving, system integration, and hardware-software interface design, such as hardware engineers, system architects, and verification engineers, are also expected to persist. These roles require domain expertise and critical thinking that complement AI automation capabilities.

What are AI Chip Design RTL engineers?

AI Chip Design RTL (Register Transfer Level) engineers are specialists who design the digital logic for chips used in artificial intelligence applications. They use hardware description languages like Verilog or VHDL to create and validate the architecture and functionality of these chips before they are manufactured. Their work ensures that AI processors are efficient, high-performing, and meet the requirements of modern AI workloads. RTL engineers collaborate closely with verification, software, and hardware teams to optimize chip performance and power consumption.

What is the salary of RTL design?

The salary for an RTL (Register Transfer Level) design engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with specialized skills in hardware description languages like VHDL or Verilog can earn higher salaries.

What are the key skills and qualifications needed to thrive as an AI Chip Design RTL Engineer, and why are they important?

To thrive as an AI Chip Design RTL Engineer, you need a solid background in digital design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, often supported by a degree in electrical or computer engineering. Experience with simulation tools (e.g., ModelSim, Synopsys), ASIC/FPGA design flows, and relevant certifications are highly valued. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help you excel in collaborative and complex design environments. These competencies are crucial for creating efficient, reliable AI hardware that meets performance and power requirements in a fast-evolving field.
What are popular job titles related to Ai Chip Design Rtl jobs in Arizona? For Ai Chip Design Rtl jobs in Arizona, the most frequently searched job titles are:
What job categories do people searching Ai Chip Design Rtl jobs in Arizona look for? The top searched job categories for Ai Chip Design Rtl jobs in Arizona are:
What cities in Arizona are hiring for Ai Chip Design Rtl jobs? Cities in Arizona with the most Ai Chip Design Rtl job openings:
Ai Chip Design Rtl jobs near you
Infographic showing various Ai Chip Design Rtl job openings in Arizona as of July 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution.
Senior Digital Design Engineer

Senior Digital Design Engineer

Cirrus Logic

Chandler, AZ • On-site

$133K/yr

Full-time

Re-posted 26 days ago

Job description

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world's top consumer brands. Cirrus Logic is also known for its award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn't do it without our extraordinary workforce - and that's where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career!
As a Digital Design Engineer, you will be part of a collaborative, cross-functional team developing high-performance mixed-signal integrated circuits used by leading consumer, industrial, audio, power, and embedded system manufacturers. In this role, you will contribute to the design of system-on-chip (SoC) devices, digital signal processing blocks, and digital control logic that interface with high-performance ADCs, DACs, amplifiers, and power management circuitry, implemented in advanced CMOS technologies. You will play a key role in bringing digital subsystems from concept to production silicon, working closely with analog, verification, layout, and test teams to deliver robust, manufacturable designs.
Responsibilities:
  • Design and implement digital subsystems and IP blocks for mixed-signal ICs from architecture through tape-out.
  • Develop RTL designs using Verilog and support integration into larger SoC environments.
  • Design and verify DSP, control, and data-path logic, including calibration and monitoring state machines.
  • Perform functional verification, integration verification, and support UVM-based verification teams.
  • Contribute to behavioral and system modeling of digital and mixed-signal systems
  • Support post-silicon validation, characterization, and production test, including lab bring-up and silicon debug.
  • Collaborate across disciplines to ensure correct interaction between digital logic and analog circuitry.
  • Participate in design reviews, tape-out readiness, and root-cause analysis for silicon or system issues.

Required Knowledge, Skills, and Experience:
  • Degree in Electrical Engineering, Computer Engineering, or a related technical field.
    • Bachelor's with 5+ years of relevant digital IC design experience.
    • Master's with 3+ years of relevant experience.
    • PhD with 0+ years of relevant experience.
  • Strong working knowledge of Verilog RTL design.
  • Solid understanding of the digital design flow, including:
    • Microarchitecture and RTL development.
    • Clock and reset domain crossing.
    • Functional verification.
    • Timing constraints and synthesis.
  • Experience designing and verifying complex state machines and control logic.
  • Familiarity with CMOS VLSI design fundamentals.
  • Strong analytical, problem-solving, and communication skills.
  • Ability to work effectively in a team-based, fast-paced development environment.

Preferred Knowledge, Skills, and Experience:
  • Expertise or strong background in Digital Signal Processing (DSP).
  • Experience implementing FIR and IIR filters and other signal-processing algorithms.
  • Familiarity with ARM-based SoCs, microprocessor subsystems, buses, and peripherals.
  • Experience with mixed-signal IC development, including interaction between digital and analog circuitry.
  • Exposure to low-power and high-performance ASIC design techniques.
  • Experience with back-end flows, including synthesis, place & route, and timing analysis.
  • Experience generating test vectors and supporting production or probe test environments.
  • Proficiency with MATLAB, Simulink, or similar tools for modeling, algorithm development, and validation.
  • Strong lab and silicon validation skills, including silicon debug and characterization.

#LI-Hybrid
#LI-TM1
#HOTT
Export control restrictions based upon applicable laws and regulations would prohibit candidates who are nationals of certain embargoed countries from working in this position without Cirrus Logic first obtaining an export license. Candidates for this role must be able to access technical data without a requirement for an export license. We are unable to sponsor or obtain export licenses for this role.
Cirrus Logic strives to select the best qualified applicant for any opening. Different approaches, ideas and points of view are both valued and respected. Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.

Apply