2

Work From Home Design Verification Engineer Jobs

Design Verification Engineer

Sunnyvale, CA · On-site +1

$120K - $240K/yr

Work with architects, designers, post-silicon, and software engineers, to ensure a high-quality design that works for silicon. * Develop and implement verification strategies, detailed tests, and ...

Design Verification Engineer

Santa Clara, CA · On-site +1

$90K - $110K/yr

We are looking for a Design Verification Engineer to join our growing team in Hercules, CA United ... Take a break from work and join an employee event, orenjoy the amenities and games provided from ...

Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe ... You will help define the verification approach, contribute to methodology, and work closely with ...

ASIC Design Verification Engineer

$139K - $169K/yr

Drive Design Verification to closure using defined verification metrics for test plans, functional ... Experience developing UVM-based verification environments from scratch. * Familiarity with revision ...

Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe ... Work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation ...

next page

Showing results 1-20

Work From Home Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do work from home design verification engineer jobs pay per year?

As of Jun 7, 2026, the average yearly pay for work from home design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive in the Work From Home Design Verification Engineer position, and why are they important?

To thrive as a Work From Home Design Verification Engineer, you need a strong background in digital design principles, hardware description languages (HDLs) like Verilog or VHDL, and a relevant degree such as Electrical or Computer Engineering. Experience with simulation tools (e.g., ModelSim, Synopsys VCS), verification methodologies (such as UVM), and sometimes industry certifications are highly valued. Strong problem-solving abilities, attention to detail, self-motivation, and effective remote communication skills help you excel in this autonomous, collaborative position. These competencies ensure rigorous product verification, efficient project execution, and seamless teamwork despite working remotely.

What are the common challenges faced by Work From Home Design Verification Engineers and how can they be managed?

Work From Home Design Verification Engineers often face challenges such as coordinating effectively across distributed teams, maintaining clear communication on technical issues, and staying proactive in a less supervised environment. To manage these, it's important to use collaborative tools like version control systems, project management platforms, and regular video meetings to stay aligned with team objectives. Setting up a dedicated, distraction-free workspace and maintaining structured daily routines can also help boost productivity. Proactively seeking feedback and clarifying project requirements ensures that everyone remains on the same page, leading to successful project outcomes.

What is a Work From Home Design Verification Engineer job?

A Work From Home Design Verification Engineer is responsible for verifying that semiconductor designs function correctly before they are manufactured. They use simulation, formal verification, and other methodologies to ensure the integrity of digital designs. Working remotely, they collaborate with teams using online tools for debugging, reviewing test plans, and running verification tests. Strong expertise in hardware description languages like Verilog/SystemVerilog and verification methodologies like UVM is typically required.

More about Work From Home Design Verification Engineer jobs
What cities are hiring for Work From Home Design Verification Engineer jobs? Cities with the most Work From Home Design Verification Engineer job openings:
What states have the most Work From Home Design Verification Engineer jobs? States with the most job openings for Work From Home Design Verification Engineer jobs include:
Infographic showing various Work From Home Design Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 12% Full Time, 72% Part Time, and 16% Contract. Highlights an 93% Physical, 2% Hybrid, and 5% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

$139K - $169K/yr

Full-time

Posted 24 days ago


Job description

Role - Design Verification Engineer
Location: Remote (must be aligned with PST time zone / willing to work PST hours)
Contract Term: Contract
Job Description:
We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon.
Responsibilities
  • Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
  • Build System Verilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
  • Write System Verilog Assertions (SVA) and integrate formal verification where appropriate.
  • Drive constrained random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
  • Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.
  • Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.
  • Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.
  • Participate in design reviews and microarchitecture discussions.

Qualifications
  • B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
  • 3+ years of experience in ASIC/SoC verification.
  • Solid understanding of SystemVerilog, digital logic, and hardware verification flows.
  • Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision) and coverage tool.
  • Experience with test planning, testbench development, constrained-random testing, and coverage analysis.
  • Familiarity with a scripting language (e.g. Python, Perl, TCL) and revision control system (e.g. Git).

Nice to Have
  • Experience with UVM-based testbench development, functional coverage, SystemVerilog assertions, and regression management.
  • Familiarity with developing and integrating reference models.
  • Understanding of RTL design flows and some industry standard interfaces (e.g. APB/AHB/AXI).
  • Experience working in cross-functional, geographically distributed teams.
  • Experience in space, telecom, or RF/digital mixed systems is a plus.