1

Vlsi Dft Jobs (NOW HIRING)

Senior DFT Engineer

Santa Clara, CA · Hybrid

$122K - $168K/yr

... VLSI, SW development, and Operations teams to productize new methodologies Help the team with ... DFT or related domains Demonstrated knowledge and expertise in defining scan test plans, BIST ...

Phone/Skype We're looking for a seasoned RTL engineer with 7+ years of experience in #RTLDesign #Verilog #VLSI #CDC #STA #Synthesis #DFT #Python #TCL #AMBA #PCIe #LowPowerDesign to contribute across ...

Phone/Skype We're looking for a seasoned RTL engineer with 7+ years of experience in #RTLDesign #Verilog #VLSI #CDC #STA #Synthesis #DFT #Python #TCL #AMBA #PCIe #LowPowerDesign to contribute across ...

Physical Design Engineer

Sunnyvale, CA · On-site

$159K - $164K/yr

The ideal candidate will be responsible for various aspects of the backend VLSI design flow ... DFT Integration - Work with Design for Test (DFT) teams to ensure scan chain connectivity and ...

GPU Physical Design Engineer, STA/Timing

Austin, TX · On-site

$134K - $138K/yr

... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...

... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...

... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...

Showing results 41-60

Vlsi Dft information

See salary details

$14

$31

$45

How much do vlsi dft jobs pay per hour?

As of Sep 4, 2026, the average hourly pay for vlsi dft in the United States is $31.52, according to ZipRecruiter salary data. Most workers in this role earn between $25.72 and $35.34 per hour, depending on experience, location, and employer.

What is a VLSI DFT?

A VLSI DFT (Design for Test) job involves designing and implementing testability features in integrated circuits to ensure efficient manufacturing testing and fault detection. Engineers work on techniques like scan chains, built-in self-test (BIST), boundary scan, and automatic test pattern generation (ATPG) to improve chip test coverage and reliability. Their role helps identify manufacturing defects and optimize testing costs while ensuring high-quality silicon.

What are the key skills and qualifications needed to thrive in the VLSI DFT position, and why are they important?

To thrive as a VLSI DFT (Design-for-Test) engineer, you need a solid background in digital design, test methodologies, and a relevant degree such as Electrical or Electronics Engineering. Proficiency with EDA tools like Synopsys DFT Compiler, Tessent, or Cadence, along with a good understanding of scripting languages and industry-standard protocols, is typically required. Strong problem-solving abilities, attention to detail, and effective communication are vital soft skills in this role. These competencies are crucial for designing efficient, testable chips and collaborating with cross-functional teams to ensure product quality and manufacturability.

What are some typical challenges faced by VLSI DFT engineers, and how can candidates best prepare for them?

VLSI DFT engineers often encounter challenges such as optimizing test coverage without impacting design performance, managing test data volume, and integrating test features into complex chip designs. Staying up-to-date with evolving industry standards and tools, along with strong analytical skills, can help overcome these hurdles. Candidates can best prepare by gaining hands-on experience with leading DFT tools, understanding scan insertion and ATPG methodologies, and collaborating closely with design and verification teams. Emphasizing continuous learning and adaptability will set you up for long-term success in this dynamic and highly technical field.

Are VLSI DFT engineers in demand?

VLSI DFT (Design for Test) engineers are in high demand due to the increasing complexity of integrated circuits and the need for efficient testing solutions. Skills in hardware design, verification, and test automation tools like Synopsys or Cadence enhance job prospects in this field.

Is Vlsi Dft a good career?

VLSI DFT (Design for Testability) is a specialized field within semiconductor design that focuses on making integrated circuits easier to test and verify. It offers good career prospects due to the growing demand for advanced chip design, and requires skills in digital design, testing methodologies, and EDA tools. The role typically involves working in a fast-paced environment with opportunities for growth in the semiconductor industry.
More about Vlsi Dft jobs

What are the most commonly searched types of Vlsi Dft jobs?

The most popular types of Vlsi Dft jobs are:

What states have the most Vlsi Dft jobs?

States with the most job openings for Vlsi Dft jobs include:

Infographic showing various Vlsi Dft job openings in the United States as of August 2026, with employment types broken down into 97% Full Time, 1% Part Time, and 2% Contract. Highlights an 91% Physical, 5% Hybrid, and 4% Remote job distribution, with an average salary of $65,566 per year, or $31.5 per hour.

Senior DFT Engineer

Nvidia

Santa Clara, CA • Hybrid

$122K - $168K/yr

Full-time

Re-posted 22 days ago


Nvidia rating

9.6

Company rating: 9.6 out of 10

Based on 18 frontline employees who took The Breakroom Quiz

6th of 247 rated software companies


Job description

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing.

NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life's work , to amplify human imagination and intelligence. Make the choice to join us today.

Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips. What you'll be doing: As a member in our team, you will own and work with cross functional teams, implementing state-of-the-art designs in test access mechanisms, IO BIST, memory BIST and scan compression. In addition, you will help develop and deploy DFT methodologies for our next generation products.

You will have the chance to define, prototype and deploy next generation DFX architectures and methodologies across all our products. This includes high speed test access architectures, the in-system-test architecture, ISO26262 functional safety diagnostic for in-field testing and beyond, silicon debug & bring-up, productization, and silicon life-cycle management among others As a member on our DFX Architecture team, your responsibility will be to craft key DFX architecture and methodologies to meet system level safety diagnostic test quality, in-field test quality, advanced defect screening and diagnosis to enable SLM for automotive, industrial, and robotics safety platforms etc. Collaborate with multi-functional teams like system architecture, chip architecture, ASIC design, verification, CAD, VLSI, SW development, and Operations teams to productize new methodologies Help the team with delivering efficient workflows and tools to help productize these features on industry's leading processors for deep learning, gaming, HPC and supercomputing You will also help mentor junior engineers on test designs and trade-offs including cost and quality.

What we need to see: BSEE (or equivalent experience) with 8+ years, MSEE with 5+ years of experience or PhD with 3+yrs in DFT or related domains Demonstrated knowledge and expertise in defining scan test plans, BIST including memories and IOs, fault modeling, ATPG and fault simulation Excellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor tools Good exposure to cross functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offs Experience in Silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program development Strong programming and scripting skills in Perl, Python or Tcl desired Extraordinary written and oral communication skills with the curiosity to work on rare challenges Our technology has no boundaries. NVIDIA is building the world's most groundbreaking and state of the art compute platforms for the world to use. It's because of our work that scientists, researchers and engineers can advance their ideas.

At its core, our visual computing technology not only enables an outstanding computing experience, but it is also energy efficient. We pioneered a supercharged form of computing loved by the most demanding computer users in the world - scientists, designers, artists, and gamers. NVIDIA offers highly competitive salaries and a comprehensive benefits package.

We have some of the most brilliant and talented people in the world working for us and, due to unprecedented growth, our world-class engineering teams are growing fast. If you're a creative and autonomous engineer with real passion for technology, we want to hear from you. #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until August 21, 2026.

This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer.

As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.


What Nvidia employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Nvidia logo

About Nvidia

Sourced by ZipRecruiter

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology--and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US