$145K - $191K/yr
We are now looking for a highly motivated DFT Engineer to join this multifaceted and innovative ... Work with NVIDIA VLSI and Operations teams to deliver the scan feature in all product segments at ...
$145K - $191K/yr
We are now looking for a highly motivated DFT Engineer to join this multifaceted and innovative ... Work with NVIDIA VLSI and Operations teams to deliver the scan feature in all product segments at ...
Santa Clara, CA · On-site
$145K - $191K/yr
We are now looking for a highly motivated DFT Engineer to join this multifaceted and innovative ... Work with NVIDIA VLSI and Operations teams to deliver the scan feature in all product segments at ...
Santa Clara, CA · On-site
$145K - $191K/yr
We are now looking for a highly motivated DFT Engineer to join this multifaceted and innovative ... Work with NVIDIA VLSI and Operations teams to deliver the scan feature in all product segments at ...
Austin, TX · On-site
$185K/yr
... VLSI design or DFT Familiarity with automation script development and/or software development PREFERRED QUALIFICATIONS - MS degree in EE, CE or CS Project/internship experience with DFT (SCAN, JTAG ...
Austin, TX · On-site
$185K/yr
... VLSI design or DFT Familiarity with automation script development and/or software development PREFERRED QUALIFICATIONS - MS degree in EE, CE or CS Project/internship experience with DFT (SCAN, JTAG ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Experience in DFT and ATPG for SoC or ASIC designs * Experience utilizing industry-standard DFT/ATPG EDA tools * Familiarity with VLSI * A solid grasp of digital design fundamentals * Strong ...
Santa Clara, CA · On-site
Phone/Skype We're looking for a seasoned RTL engineer with 7+ years of experience in #RTLDesign #Verilog #VLSI #CDC #STA #Synthesis #DFT #Python #TCL #AMBA #PCIe #LowPowerDesign to contribute across ...
Santa Clara, CA · On-site
Phone/Skype We're looking for a seasoned RTL engineer with 7+ years of experience in #RTLDesign #Verilog #VLSI #CDC #STA #Synthesis #DFT #Python #TCL #AMBA #PCIe #LowPowerDesign to contribute across ...
Santa Clara, CA · Hybrid
Phone/Skype We're looking for a seasoned RTL engineer with 7+ years of experience in #RTLDesign #Verilog #VLSI #CDC #STA #Synthesis #DFT #Python #TCL #AMBA #PCIe #LowPowerDesign to contribute across ...
Santa Clara, CA · Hybrid
Phone/Skype We're looking for a seasoned RTL engineer with 7+ years of experience in #RTLDesign #Verilog #VLSI #CDC #STA #Synthesis #DFT #Python #TCL #AMBA #PCIe #LowPowerDesign to contribute across ...
Working closely with Synthesis, STA, PD and DFT teams to meet all functional requirements ... Strong fundamentals in VLSI design * Strong problem-solving and data analysis skills * Strong ...
Quick apply
Working closely with Synthesis, STA, PD and DFT teams to meet all functional requirements ... Strong fundamentals in VLSI design * Strong problem-solving and data analysis skills * Strong ...
Sunnyvale, CA · On-site
$159K - $164K/yr
The ideal candidate will be responsible for various aspects of the backend VLSI design flow ... DFT Integration - Work with Design for Test (DFT) teams to ensure scan chain connectivity and ...
Quick apply
Sunnyvale, CA · On-site
$159K - $164K/yr
The ideal candidate will be responsible for various aspects of the backend VLSI design flow ... DFT Integration - Work with Design for Test (DFT) teams to ensure scan chain connectivity and ...
$134K - $138K/yr
... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...
$134K - $138K/yr
... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...
Austin, TX · On-site
$134K - $138K/yr
... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...
Austin, TX · On-site
$134K - $138K/yr
... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...
$134K - $138K/yr
... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...
$134K - $138K/yr
... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...
Austin, TX · On-site
$134K - $138K/yr
... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...
Austin, TX · On-site
$134K - $138K/yr
... DFT or clocking. Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...
Work closely with Academic research communities in AI/ML for VLSI design, Architecture teams, IP ... Understanding or prior experience with EDA tools for design, verification, DFT and implementation
Work closely with Academic research communities in AI/ML for VLSI design, Architecture teams, IP ... Understanding or prior experience with EDA tools for design, verification, DFT and implementation
Work closely with Academic research communities in AI/ML for VLSI design, Architecture teams, IP ... Understanding or prior experience with EDA tools for design, verification, DFT and implementation
Work closely with Academic research communities in AI/ML for VLSI design, Architecture teams, IP ... Understanding or prior experience with EDA tools for design, verification, DFT and implementation
Dallas, TX · On-site
Working closely with Synthesis, STA, PD and DFT teams to meet all functional requirements ... VLSI design, and Digital Design Architecture • Strong problem-solving and data analysis skills ...
Dallas, TX · On-site
Working closely with Synthesis, STA, PD and DFT teams to meet all functional requirements ... VLSI design, and Digital Design Architecture • Strong problem-solving and data analysis skills ...
Austin, TX · On-site
$134K - $138K/yr
Experience or coursework in one or more of the following areas: physical design, synthesis, DFT or clocking. Experience or coursework with digital logic design, RTL, CMOS transistor logics or VLSI ...
Austin, TX · On-site
$134K - $138K/yr
Experience or coursework in one or more of the following areas: physical design, synthesis, DFT or clocking. Experience or coursework with digital logic design, RTL, CMOS transistor logics or VLSI ...
$14.66 - $17.50
1% of jobs
$17.50 - $20.35
3% of jobs
$20.35 - $23.19
7% of jobs
$25.77 is the 25th percentile. Wages below this are outliers.
$23.19 - $26.03
15% of jobs
$26.03 - $28.87
17% of jobs
The median wage is $30.19 / hr.
$28.87 - $31.71
15% of jobs
$34.42 is the 75th percentile. Wages above this are outliers.
$31.71 - $34.55
18% of jobs
$34.55 - $37.39
12% of jobs
$37.39 - $40.23
7% of jobs
$40.23 - $43.07
3% of jobs
$43.07 - $45.91
2% of jobs
$14
$31
$45
A VLSI DFT (Design for Test) job involves designing and implementing testability features in integrated circuits to ensure efficient manufacturing testing and fault detection. Engineers work on techniques like scan chains, built-in self-test (BIST), boundary scan, and automatic test pattern generation (ATPG) to improve chip test coverage and reliability. Their role helps identify manufacturing defects and optimize testing costs while ensuring high-quality silicon.
To thrive as a VLSI DFT (Design-for-Test) engineer, you need a solid background in digital design, test methodologies, and a relevant degree such as Electrical or Electronics Engineering. Proficiency with EDA tools like Synopsys DFT Compiler, Tessent, or Cadence, along with a good understanding of scripting languages and industry-standard protocols, is typically required. Strong problem-solving abilities, attention to detail, and effective communication are vital soft skills in this role. These competencies are crucial for designing efficient, testable chips and collaborating with cross-functional teams to ensure product quality and manufacturability.
VLSI DFT engineers often encounter challenges such as optimizing test coverage without impacting design performance, managing test data volume, and integrating test features into complex chip designs. Staying up-to-date with evolving industry standards and tools, along with strong analytical skills, can help overcome these hurdles. Candidates can best prepare by gaining hands-on experience with leading DFT tools, understanding scan insertion and ATPG methodologies, and collaborating closely with design and verification teams. Emphasizing continuous learning and adaptability will set you up for long-term success in this dynamic and highly technical field.
The most popular types of Vlsi Dft jobs are:
States with the most job openings for Vlsi Dft jobs include:
The top searched job categories for Vlsi Dft jobs are:
9.6
Based on 17 frontline employees who took The Breakroom Quiz
7th of 244 rated software companies
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can seek, and that matter to the world. This is our life's work, to amplify human creativity and intelligence. Make the choice to join us today.
We are now looking for a highly motivated DFT Engineer to join this multifaceted and innovative hardware team at NVIDIA. Our Design-for-Test Engineering team works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most sophisticated semiconductor chips.
What you'll be doing:
In this highly technical role, you will work on end-to-end DFT for the most sophisticated chips in the world, from methodology, to deployment to post-silicon lifecycle support.
Partner with the top EDA tool vendors to develop new capabilities to support NVIDIA requirements, and with internal CAD to drive efficiency via automations.
Work with NVIDIA VLSI and Operations teams to deliver the scan feature in all product segments at NVIDIA.
Help mentor junior engineers on test designs and trade-offs including cost and quality.
What we need to see:
Pursuing a MS or PhD (or equivalent experience).
Knowledge in defining scan test plans, BIST including memories and IOs, fault modeling, ATPG and fault simulation.
Excellent analytical skills in verification and validation of test patterns and logic on sophisticated and multi-million gate designs using vendor tools.
Good exposure to multiple domains including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offs.
Experience in Silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program development.
Ways to stand out from the crowd:
Strong programming and scripting skills in Perl, Python or Tcl desired.
NVIDIA offers highly competitive salaries and a comprehensive benefits package. At NVIDIA, we work on the hardest problems, and some of the most brilliant and motivated people in their fields choose to work here. Our world-class engineering teams are growing, as we lead the AI revolution from the front. If you are ready to make an impact in this journey, we want to hear from you!
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3.You will also be eligible for equity and benefits.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Sourced by ZipRecruiter
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology--and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent.
Computer and electronic product manufacturing
10,000+ Employees
Santa Clara, CA, US
1993
