ZipRecruiter

Log In

2

Remote Risc V Jobs (NOW HIRING)

Tenstorrent

$100K - $500K/yr

As the RISC-V software release and packaging engineer you will be responsible for building ... This role is remote or hybrid in the North America or Australia. We welcome candidates at various ...

Ventana Micro Systems

Compiler Engineer

$105K - $225K/yr

RISC-V and Chiplet Architecture. Check out our CEO talking with global tech analyst Patrick ... San Francisco Bay Area, Cupertino, or Fully Remote Position: Full time with immediate start ...

Ventana Micro Systems

Compiler Engineer

Cupertino, CA · On-site +1

$105K - $260K/yr

Description Ventana is building the highest-performance RISC-V CPUs on the planet-designed for data ... San Francisco Bay Area, Cupertino, or Fully Remote Position: Compiler Engineer Status: Full time ...

Axiom

ZK Proof Engineer

New York, NY · On-site +1

$125K - $250K/yr

Our office is in NYC and working in person in NY is our strong preference, but we're open to remote ... You've worked with aspects of low level computer architecture like RISC-V or programmed FGPAs or ...

Cornelis Networks

Senior Firmware Security Engineer

Austin, TX · On-site +1

$118.40K - $156.60K/yr

... remote roles. As a Senior Firmware Security Engineer, you will design and deliver security ... ARM, RISC-V, or custom ASIC/SoC platforms. * Strong debugging and root-cause skills for low-level ...

next page

Showing results 1-20

All JobsRemote Risc V Jobs

Remote Risc V information

See salary details

$17

$21

$23

How much do remote risc v jobs pay per hour?

As of May 29, 2026, the average hourly pay for remote risc v in the United States is $21.50, according to ZipRecruiter salary data. Most workers in this role earn between $18.03 and $22.84 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Remote RISC-V Engineer, and why are they important?

To thrive as a Remote RISC-V Engineer, you need a strong background in computer architecture, embedded systems, and proficiency in programming languages such as C/C++ and assembly, often supported by a degree in electrical engineering or computer science. Familiarity with RISC-V toolchains, hardware description languages (HDLs) like Verilog or VHDL, and version control systems such as Git is typically required. Excellent problem-solving, self-motivation, and effective remote communication skills help engineers collaborate and resolve complex technical challenges. These skills are critical for efficiently developing and optimizing RISC-V based solutions in distributed work environments.

How does working remotely impact collaboration and communication for engineers in RISC-V development teams?

Remote RISC-V engineers often collaborate with cross-functional teams spread across different locations and time zones. Effective communication is facilitated through regular virtual meetings, code review platforms, and project management tools. While remote work offers flexibility, it also requires proactive communication and strong documentation skills to ensure design changes and technical decisions are clearly shared. Engineers may need to adapt to asynchronous workflows and be comfortable using collaborative development environments to maintain productivity and alignment within the team.

What is a Remote RISC-V job?

A Remote RISC-V job is a position that involves working with RISC-V, an open-source instruction set architecture, while allowing employees to work from a location outside of a traditional office—typically from home or another remote environment. RISC-V roles can include hardware design, software development, verification, or support for RISC-V-based systems. Remote workers in these jobs often collaborate with global teams using online tools and platforms. This flexibility enables companies to access a wider talent pool and allows professionals to work from anywhere. Remote RISC-V jobs are becoming increasingly popular as the adoption of RISC-V architecture grows.

What is the difference between Remote Risc V vs Remote FPGA Engineer?

AspectRemote Risc VRemote FPGA Engineer
Required CredentialsBachelor's in Computer Engineering, knowledge of RISC-V architectureBachelor's in Electrical Engineering, experience with FPGA design tools
Work EnvironmentSoftware development, embedded systemsHardware design, digital circuit development
Industry UsageEmbedded systems, IoT devices, processor designTelecommunications, aerospace, high-speed data processing

Remote Risc V and Remote FPGA Engineer roles share some technical knowledge but differ mainly in focus: software development versus hardware design. Both are in high demand in tech industries, often requiring similar educational backgrounds, but they serve different functions within embedded and hardware systems.

More about Remote Risc V jobs
What cities are hiring for Remote Risc V jobs? Cities with the most Remote Risc V job openings:
What are the most commonly searched types of Risc V jobs? The most popular types of Risc V jobs are:
What states have the most Remote Risc V jobs? States with the most job openings for Remote Risc V jobs include:
What job categories do people searching Remote Risc V jobs look for? The top searched job categories for Remote Risc V jobs are:
Remote Risc V jobs near you
Infographic showing various Remote Risc V job openings in the United States as of May 2026, with employment types broken down into 1% As Needed, 45% Full Time, 53% Part Time, and 1% Temporary. Highlights an 80% Physical, and 20% Hybrid job distribution, with an average salary of $44,724 per year, or $21.5 per hour.

RISC-V AI / HPC & Agentic Software Engineering Lead

Tenstorrent

North, SC • On-site, Remote

$100K - $500K/yr

Other

Posted 7 days ago

Job description

Tenstorrent is building next-generation RISC-V CPUs optimized for AI, high-performance computing, and emerging autonomous AI systems. As the RISC-V AI / HPC & Agentic Software Engineering Lead, you will operate at the hardware-software boundary, enabling AI, HPC, and agentic AI software stacks on Tenstorrent's RISC-V processors. This role is responsible for integrating and optimizing Tenstorrent's LLK (Low-Level Kernel) infrastructure for CPU execution, while leading the bring-up of a RISC-V-native agentic AI software stack - including runtime orchestration, distributed execution frameworks, memory systems, and developer tools required for goal-driven AI systems. You will work closely with CPU architects, microarchitecture teams, compiler engineers, and AI kernel developers to ensure tight alignment between software capabilities and RISC-V architectural features.

This role is remote, based out of North America.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are

  • A systems-oriented software engineer with deep experience in HPC and AI software stacks.
  • Experienced with distributed AI systems, orchestration frameworks, or agentic AI architectures.
  • Comfortable working close to hardware and instruction-level programming.
  • Skilled at translating performance targets into architectural and software requirements.
  • Experienced in runtime systems, profiling, and low-level optimization.
  • Motivated by hardware-software co-design and scaling next-generation AI infrastructure.

What We Need

  • Strong background in HPC and AI software development.
  • Solid understanding of RISC-V architecture (ISA, extensions, micro-architectural implications).
  • Proficiency in C/C++ and systems programming.
  • Experience optimizing performance-critical code paths.
  • Experience with agentic AI frameworks, distributed execution systems, or orchestration platforms.
  • Familiarity with compiler toolchains (LLVM, GCC).
  • Experience with vectorization, custom ISA extensions, or accelerator integration.

What You Will Learn

  • How AI and agentic workloads map to RISC-V microarchitecture.
  • Custom ISA extension design for AI acceleration.
  • End-to-end HPC/AI/agentic stack integration.
  • Runtime orchestration for distributed AI systems.
  • Hardware-software co-design for scalable AI-native CPU platforms.

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

Apply