ZipRecruiter

Log In

1

Internship Risc V Jobs (NOW HIRING)

next page

Showing results 1-20

People also search for

All JobsRisc V JobsInternship Risc V Jobs

Internship Risc V information

See salary details

$9

$17

$23

How much do internship risc v jobs pay per hour?

As of Jun 3, 2026, the average hourly pay for internship risc v in the United States is $17.31, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $19.23 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an Internship RISC-V Engineer, and why are they important?

To thrive as a RISC-V intern, you need foundational knowledge in computer architecture, digital design, and programming, often demonstrated through coursework in electrical or computer engineering. Familiarity with hardware description languages (such as Verilog or VHDL), simulation tools, and RISC-V development environments is typically required. Strong problem-solving abilities, attention to detail, and effective teamwork skills distinguish top candidates in this role. These skills and qualities are critical for successfully contributing to open-source hardware projects and collaborating with experienced engineers on innovative processor designs.

What types of projects and tasks can I expect to work on during a RISC-V internship?

As a RISC-V intern, you'll typically engage in hands-on projects involving the design, simulation, or verification of RISC-V processor cores and related hardware components. Interns often assist with writing and testing code for hardware description languages (such as Verilog or VHDL), running simulations, analyzing performance, and debugging issues. You may also collaborate closely with hardware engineers and software developers, gaining exposure to the full hardware-software co-design process. This experience provides valuable insight into both the technical and collaborative aspects of semiconductor development.

What is an Internship Risc V?

An Internship Risc V typically refers to an internship position focused on working with RISC-V, an open standard instruction set architecture used in computer processors. Interns in this role often assist with hardware or software development, verification, and testing related to RISC-V based systems or tools. The internship provides practical experience in computer architecture, embedded systems, and open-source hardware ecosystems. It is ideal for students or recent graduates in computer engineering, electrical engineering, or related fields who are interested in processor design and open-source technologies.

What is the difference between Internship Risc V vs RISC-V Firmware Engineer?

AspectInternship Risc VRISC-V Firmware Engineer
Required CredentialsEnrolled in or recent graduate of Computer Engineering, Electrical Engineering, or related fieldsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; experience with embedded systems
Work EnvironmentInternship setting, learning-focused, entry-level tasksFull-time, professional environment, developing and testing firmware
Employer & Industry UsageTech companies, startups, research labs focusing on RISC-V architectureHardware and software companies developing RISC-V based products

Internship Risc V positions are entry-level, designed for students or recent graduates gaining hands-on experience. RISC-V Firmware Engineers are full-time professionals responsible for developing and maintaining firmware for RISC-V processors. The internship offers learning opportunities, while the engineer role involves advanced technical work and project ownership.

More about Internship Risc V jobs
What cities are hiring for Internship Risc V jobs? Cities with the most Internship Risc V job openings:
What are the most commonly searched types of Risc V jobs? The most popular types of Risc V jobs are:
What states have the most Internship Risc V jobs? States with the most job openings for Internship Risc V jobs include:
What job categories do people searching Internship Risc V jobs look for? The top searched job categories for Internship Risc V jobs are:
Internship Risc V jobs near you

Design Verification Engineer, Intern

Tenstorrent University Jobs

Boston, MA • On-site

Internship

Posted 24 days ago

Job description

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
At Tenstorrent, we believe the future of computing must be open, which is why our interns don't just watch from the sidelines - they help build the core of it. We provide a "code-to-career" pipeline where students collaborate with industry experts to solve high-stakes problems in RISC-V and AI hardware-software co-design. By joining us, you are taking an internship to democratize high-performance computers that are accessible to everyone.
As a Design Verification Engineer Intern on the SoC Digital Verification team, you will help ensure the functional correctness and robustness of Tenstorrent's next-generation RISC-V and AI accelerator SoCs. You will work on building and improving modern verification environments, developing tests and checkers, and analyzing coverage to sign off complex digital IP and subsystems. Your work directly contributes to the reliability of the chips that power our AI and high-performance computing roadmap.
We are looking for a minimum of 3 months for this role with the potential for extension to 6 months.
This role is hybrid, based in our Boston, MA office.
Who you are
  • Pursuing a B.S. , M.S. or PhD. in Electrical Engineering, Computer Engineering, Computer Science, or a related field with a focus on digital design and verification.
  • Strong understanding of digital logic design and computer architecture (pipelines, caches, interconnects, memory systems).
  • Familiar with HDLs such as Verilog/SystemVerilog, and interested in learning Formal verification, Cocotb, and UVM-based verification methodologies.
  • Comfortable working in Linux-based development environments and using scripting languages (e.g., Python, Shell, Perl) to automate tasks.
  • Detail-oriented problem solver who enjoys debugging complex issues, reasoning about corner cases, and working from specifications.
  • Collaborative team member with clear communication skills, able to document work and discuss trade-offs with RTL, architecture, and validation teams.

What We Need
  • Help develop and maintain SystemVerilog/UVM testbenches for SoC IP blocks and subsystems, including stimulus, checkers, and scoreboards.
  • Write and refine verification test plans from architectural and micro-architectural specifications, with a strong focus on corner cases and coverage.
  • Develop constrained-random and directed tests, run regressions, and triage failures by working closely with RTL designers to root-cause issues.
  • Analyze functional and code coverage results, identify gaps, and propose additional tests or checks to drive coverage closure.
  • Contribute to automation and infrastructure (scripts, Makefiles, CI hooks, dashboards) that improve verification productivity and debug turnaround time.
  • Partner with cross-functional teams (architecture, design, performance, validation) to align on expected behavior and sign-off criteria for silicon.
  • Have impact measured through coverage metrics achieved, quality and reproducibility of bugs found, and robustness of the verification environment you help build.

What You Will Learn
  • End-to-end SoC design and verification flow for cutting-edge RISC-V and AI accelerator architectures.
  • Industry-standard verification methodologies (SystemVerilog/UVM), including testbench architecture, stimulus generation, and scoreboard/checker design.
  • Hands-on experience with simulation, regression, and coverage tools used in large-scale industrial verification environments.
  • How to read and interpret hardware specifications, micro-architecture documents, and timing diagrams, and translate them into actionable tests and assertions.
  • Exposure to high-performance interconnects, memory controllers, and accelerators, and how they are verified at IP, subsystem, and SoC levels.
  • Best practices for collaborating in a silicon development team, including code review, documentation, and cross-site communication.

USA Hiring Timelines
This internship opportunity is available throughout our 3 terms with the following corresponding recruitment cycles:
  • Winter Term: Jan-Apr work term, Sept-Dec recruit.
  • Summer Term: May-Aug work term, Oct-Apr recruit.
  • Fall Term: Sept-Dec work term, Jan-Aug recruit.

Please note these timelines are for reference only. Actual timelines may vary.
This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

Apply