ZipRecruiter

Log In

1

Internship Risc V Jobs (NOW HIRING)

Intel

Silicon Packaging Design Engineer

Phoenix, AZ

$135K/yr

... RISC-V ecosystem IPs. Foundry Services will also provide access to silicon design services to help ... experience, internship experiences and or schoolwork/classes/research. This position is not ...

Intel

Silicon Packaging Design Engineer

Hillsboro, OR

$148K/yr

... RISC-V ecosystem IPs. Foundry Services will also provide access to silicon design services to help ... experience, internship experiences and or schoolwork/classes/research. This position is not ...

next page

Showing results 1-20

All JobsInternship Risc V Jobs

Internship Risc V information

See salary details

$9

$17

$23

How much do internship risc v jobs pay per hour?

As of Jun 25, 2026, the average hourly pay for internship risc v in the United States is $17.31, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $19.23 per hour, depending on experience, location, and employer.

What is the difference between Internship Risc V vs RISC-V Firmware Engineer?

AspectInternship Risc VRISC-V Firmware Engineer
Required CredentialsEnrolled in or recent graduate of Computer Engineering, Electrical Engineering, or related fieldsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; experience with embedded systems
Work EnvironmentInternship setting, learning-focused, entry-level tasksFull-time, professional environment, developing and testing firmware
Employer & Industry UsageTech companies, startups, research labs focusing on RISC-V architectureHardware and software companies developing RISC-V based products

Internship Risc V positions are entry-level, designed for students or recent graduates gaining hands-on experience. RISC-V Firmware Engineers are full-time professionals responsible for developing and maintaining firmware for RISC-V processors. The internship offers learning opportunities, while the engineer role involves advanced technical work and project ownership.

What are the key skills and qualifications needed to thrive as an Internship RISC-V Engineer, and why are they important?

To thrive as a RISC-V intern, you need foundational knowledge in computer architecture, digital design, and programming, often demonstrated through coursework in electrical or computer engineering. Familiarity with hardware description languages (such as Verilog or VHDL), simulation tools, and RISC-V development environments is typically required. Strong problem-solving abilities, attention to detail, and effective teamwork skills distinguish top candidates in this role. These skills and qualities are critical for successfully contributing to open-source hardware projects and collaborating with experienced engineers on innovative processor designs.

What is an Internship Risc V?

An Internship Risc V typically refers to an internship position focused on working with RISC-V, an open standard instruction set architecture used in computer processors. Interns in this role often assist with hardware or software development, verification, and testing related to RISC-V based systems or tools. The internship provides practical experience in computer architecture, embedded systems, and open-source hardware ecosystems. It is ideal for students or recent graduates in computer engineering, electrical engineering, or related fields who are interested in processor design and open-source technologies.

What types of projects and tasks can I expect to work on during a RISC-V internship?

As a RISC-V intern, you'll typically engage in hands-on projects involving the design, simulation, or verification of RISC-V processor cores and related hardware components. Interns often assist with writing and testing code for hardware description languages (such as Verilog or VHDL), running simulations, analyzing performance, and debugging issues. You may also collaborate closely with hardware engineers and software developers, gaining exposure to the full hardware-software co-design process. This experience provides valuable insight into both the technical and collaborative aspects of semiconductor development.
More about Internship Risc V jobs
What cities are hiring for Internship Risc V jobs? Cities with the most Internship Risc V job openings:
What are the most commonly searched types of Risc V jobs? The most popular types of Risc V jobs are:
What states have the most Internship Risc V jobs? States with the most job openings for Internship Risc V jobs include:
What job categories do people searching Internship Risc V jobs look for? The top searched job categories for Internship Risc V jobs are:
Internship Risc V jobs near you

Systems Verification & Concurrent Kernel Architecture Research Intern

NIO

San Jose, CA • On-site

$38 - $46/hr

Full-time

Posted 23 days ago

Job description

JOB DESCRIPTION

About NIO

NIO is a pioneer and a leading company in the premium smart electric vehicle market. Founded in November 2014, NIO's mission is to shape a joyful lifestyle. NIO aims to build a community starting with smart electric vehicles to share joy and grow together with users.

NIO designs, develops, jointly manufactures and sells premium smart electric vehicles, driving innovations in next-generation technologies in autonomous driving, digital technologies, electric powertrains and batteries. NIO differentiates itself through its continuous technological breakthroughs and innovations, such as its industry-leading battery swapping technologies, Battery as a Service, or BaaS, as well as its proprietary autonomous driving technologies and Autonomous Driving as a Service, or ADaaS.

NIO's product portfolio consists of the ES8, a six-seater smart electric flagship SUV, the ES7 (or the EL7), a mid-large five-seater smart electric SUV, the ES6, a five-seater all-round smart electric SUV, the EC7, a five-seater smart electric flagship coupe SUV, the EC6, a five-seater smart electric coupe SUV, the ET7, a smart electric flagship sedan, and the ET5, a mid-size smart electric sedan.

The Mission
Transitioning a kernel from a monolithic "Big Kernel Lock" to fine-grained concurrency is a high-risk engineering challenge. Traditional testing is mathematically incapable of catching the non-deterministic "Heisenbugs" inherent in parallel execution. This internship is a 3-month intensive study to determine the practical limits of using automated formal methods to guarantee the safety of concurrent kernel primitives.
The Challenge: The "Logic-to-Silicon" Gap
You will navigate the intersection of low-level systems grit and formal rigor to bridge three volatile domains:
Concurrency: Managing state-space explosion when multiple cores access shared kernel objects simultaneously.
Memory Models: Ensuring locks respect the weak consistency and instruction reordering of ARMv8/RISC-V hardware.
Automated Proof: Using SMT-based tools to achieve high-assurance "push-button" verification without the years-long overhead of manual theorem proving.
Roles and Responsibilities
  • Design Logic (TLA+/Spin): Formalize locking protocols to mathematically prove the absence of deadlocks and circular waits.
  • Implementation Audit (ESBMC/CBMC): Apply Bounded Model Checking to C source code to exhaustively scan for data races, pointer safety, and invariant violations.
  • Hardware Mapping: Verify the placement of memory barriers to prevent hardware-level synchronization failure on modern CPUs.
  • AI-Augmented Scaling: Leverage LLMs as an "Inference Engine" to synthesize formal invariants and environment harnesses, then critically audit the results for logical soundness.
Qualifications
  • Currently pursuing or completed a PhD or Master's degree in Computer Science, Computer Engineering, Applied Mathematics, or a related field with relevant research projects and publications.
  • Low-Level Systems Mastery: Deep proficiency in C; ability to reason about memory alignment, volatile keywords, and hardware interrupts. You should be comfortable reading ARMv8 assembly to ensure compiler optimizations haven't compromised synchronization.
  • Concurrent Intuition: A visceral understanding of L1/L2 cache coherency (MESI), lock hierarchies, and why a "correct" C program can fail on weak-memory hardware if barriers are missing.
  • Formal & Logical Rigor: The ability to model software as a discrete state-machine. You should prefer a "proof of absence" (no bugs exist) over a "proof of presence" (one test passed).
  • The Researcher's Grit: Persistence in the face of "state space explosion" or cryptic model-checker errors. You must be a detective capable of pruning models to find one-in-a-billion interleaving failures.

Compensation:

The US base salary range for this full-time position is $38.00 - $46.00.

  • Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.

  • Please note that the compensation details listed in US role postings reflect the base salary only. It does not include discretionary bonus, equity, or benefits.

Apply