1

Physical Design Engineer Intern Jobs in Indiana (NOW HIRING)

ASIC Physical Design Engineer

Lafayette, IN ยท On-site

$130K - $134K/yr

Title: ASIC Physical Design Engineer (TSMC / FinFET) Location: Lafayette, Indiana ( "Relocation assistance provided") Type: Full time with Client * Tapeout , Signoff , DRC/LVS/PEX, Customer ...

DIVISION ENGINEER INTERN

Washington, IN ยท On-site

$14.50 - $18.75/hr

The Division Engineer Intern will provide technical and engineering assistance to the Operations ... Responsible for concept, design, estimating, proposal submittal purchasing, installation, start-up ...

DIVISION ENGINEER INTERN

Washington, IN ยท On-site

$14.50 - $18.75/hr

The Division Engineer Intern will provide technical and engineering assistance to the Operations ... Responsible for concept, design, estimating, proposal submittal purchasing, installation, start-up ...

The Division Engineer Intern will provide technical and engineering assistance to the Operations ... Responsible for concept, design, estimating, proposal submittal purchasing, installation, start-up ...

New

Industrial Engineer Intern

Bluffton, IN ยท On-site

$15.25 - $19.75/hr

The Industrial Engineering Intern will support the Industrial Engineering Department by assisting ... design and documentation of tooling, fixtures, ergonomic improvements, workstations, and ...

Industrial Engineer Intern

Bluffton, IN ยท On-site

$15.25 - $19.75/hr

The Industrial Engineering Intern will support the Industrial Engineering Department by assisting ... design and documentation of tooling, fixtures, ergonomic improvements, workstations, and ...

Industrial Engineer Intern

Bluffton, IN ยท On-site

$15.25 - $19.75/hr

The Industrial Engineering Intern will support the Industrial Engineering Department by assisting ... design and documentation of tooling, fixtures, ergonomic improvements, workstations, and ...

Industrial Engineer Intern

Bluffton, IN ยท On-site

$15.25 - $19.75/hr

The Industrial Engineering Intern will support the Industrial Engineering Department by assisting ... design and documentation of tooling, fixtures, ergonomic improvements, workstations, and ...

Intern, Electrical Engineering Job Code: 42776 Job Location: Fort Wayne, IN Job Schedule: 9/80 ... Research and preparation of engineering drawings, and coordination of design activities with ...

Project Engineer Intern (Summer 2027)

Noblesville, IN ยท On-site

$15.75 - $20.50/hr

The Project Engineer Intern will work within our Systems group learning different aspects of the ... general design responsibilities * Improve project execution processes (Gantts, continuous ...

next page

Showing results 1-20

Physical Design Engineer Intern information

What does a physical design engineer intern do?

A Physical Design Engineer Intern assists in the process of transforming a circuit design (RTL) into a real, manufacturable layout for semiconductor chips. They work on tasks such as floorplanning, placement, routing, timing analysis, and verifying that the chip design meets all physical and electrical requirements. Interns typically use electronic design automation (EDA) tools to perform these tasks and collaborate with experienced engineers. Their work is crucial in ensuring that chips are both functional and manufacturable at scale.

What skills and qualifications are needed to thrive as a physical design engineer intern?

To thrive as a Physical Design Engineer Intern, you generally need a solid background in electrical engineering, digital circuit design, and semiconductor fundamentals, often supported by ongoing university studies in a related field. Familiarity with industry-standard EDA tools such as Cadence, Synopsys, or Mentor Graphics, as well as scripting languages like TCL or Python, is highly valuable. Attention to detail, problem-solving abilities, and effective teamwork are crucial soft skills for excelling in this role. These skills and qualifications are important because they ensure accurate chip layouts, efficient workflows, and successful collaboration within complex engineering teams.

What types of projects and tasks can a physical design engineer intern expect to work on during their internship?

As a Physical Design Engineer Intern, you will typically be involved in supporting the design and verification of integrated circuits at the physical level. Common tasks include assisting with floorplanning, placement and routing, timing analysis, and running design rule checks using industry-standard EDA tools. You may also participate in team meetings, collaborate with senior engineers, and help resolve issues related to power, performance, and area optimization. These hands-on experiences are designed to help you build practical skills and gain a deeper understanding of the physical design flow in VLSI chip development.

What is the difference between Physical Design Engineer Intern vs Digital Design Engineer Intern?

AspectPhysical Design Engineer InternDigital Design Engineer Intern
Required CredentialsTypically pursuing or holding a degree in Electrical Engineering or Computer EngineeringTypically pursuing or holding a degree in Electrical Engineering or Computer Engineering
Work EnvironmentDesigning and implementing physical chip layouts, working with EDA toolsDesigning digital logic circuits, working on HDL coding and simulation
Industry UsageFoundries, semiconductor companies, integrated circuit design firmsSemiconductor companies, integrated circuit design firms, tech companies

Physical Design Engineer Interns focus on translating digital logic designs into physical layouts for chips, working closely with EDA tools. Digital Design Engineer Interns concentrate on creating and simulating digital logic circuits using hardware description languages. Both roles are essential in chip development but differ in their specific tasks and focus areas.

What are the most commonly searched types of Physical Design Engineer jobs in Indiana?

The most popular types of Physical Design Engineer jobs in Indiana are:

What cities in Indiana are hiring for Physical Design Engineer Intern jobs?

Cities in Indiana with the most Physical Design Engineer Intern job openings:

Infographic showing various Physical Design Engineer Intern job openings in Indiana as of September 2026, with employment types broken down into 2% As Needed, 68% Full Time, 26% Part Time, 1% Temporary, 2% Contract, and 1% Nights. Highlights an 96% Physical, 1% Hybrid, and 3% Remote job distribution.

ASIC Physical Design Engineer

Lafayette, IN โ€ข On-site

SolGenie
1 - 10 employees

$130K - $134K/yr

Full-time

This job post hasย expired today.ย Applications are no longer accepted.


Job description

We're hiring for a full-time opportunity with a leading semiconductor end client in Lafayette, IN.
Seeking experienced ASIC Physical Design / Backend Engineers with strong TSMC FinFET tapeout and signoff experience.. Detailed job description is given below.
Title: ASIC Physical Design Engineer (TSMC / FinFET)
Location: Lafayette, Indiana ("Relocation assistance provided")
Type: Full time with Client
  • Tapeout , Signoff , DRC/LVS/PEX, Customer interaction

Job Responsibilities:
  • Act as the primary interface between customers and semiconductor foundries to ensure successful tape-outs
  • Guide customers through design sign-off, including sharing required documentation and technical requirements
  • Collaborate with internal design, layout, and engineering teams to ensure manufacturability
  • Prepare, review, and validate designs for fabrication using EDA tools
  • Support customer engagements by providing technical expertise during pre-sales and project execution
  • Partner with customers throughout the chip design and manufacturing lifecycle to ensure a smooth experience
  • Coordinate with foundry partners (primarily TSMC) on specifications, timelines, and fabrication requirements
  • Track project milestones and drive on-time delivery
  • Maintain accurate documentation of project status, customer communication, and technical details
  • Identify and implement process improvements and automation opportunities

Must-Have Skills & Experience:
  • Proven tape-out experience with advanced TSMC nodes (e.g., FinFET technologies)
  • Strong understanding of semiconductor backend processes
  • Experience working directly with customers and external partners
  • Excellent communication skills (written and verbal)
  • Ability to manage multiple priorities and solve complex technical issues
  • Proactive, detail-oriented, and team-oriented mindset
  • Familiarity with Linux environments
  • Basic scripting or programming experience