ZipRecruiter

Log In

1

Pcie Verification Engineer Jobs (NOW HIRING)

Embtel Inc

Verification Engineer (Remote)

Campbell, CA · On-site

$157K/yr

Staff Verification Engineer Office Located in Campbell, CA ( 100 % remote considered) Duration ... Ethernet, PCIe, DDR is mandatory. Expertise in formal verification flows and techniques. Strong ...

Broadcom Inc.

ASIC Design Verification Engineer

Irvine, CA · On-site

$91.20 - $152/hr

Overview Broadcom is seeking experienced Design Verification engineers to work on PCIe and host interface technologies. The role involves verifying new designs that evolve rapidly, using constrained ...

Advanced Micro Devices

$140 - $210/hr

Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified for PCIe CXL based IP's * Develop test plan documentation, accounting for ...

Sivaltech

Design Verification Engineer

San Diego, CA · On-site

$144K - $176K/yr

Design Verification Engineer Location: Bay Area, CA (Onsite/Hybrid) Experience: 8+ Years Job ... Verification of high-speed bus protocols such as AXI, AHB, APB, PCIe, USB, Ethernet, DDR, MIPI, or ...

idexcel

SoC Verification Engineer

San Jose, CA

$159K/yr

San Jose, CA Duration: 6-12 Months Candidates must have either in USB or PCIe or Ethernet. Job Details: Candidate must have 7+ years of experience in Verification . Must have experience in ...

JS Consulting

Senior Verification Engineer

New York, NY · On-site

$114K - $157K/yr

Job Title- Senior Verification Engineer Project Location - On-site 5 days Lake Ronkonkoma NY (Long ... Validate high-speed interfaces and protocols including PCIe, 1G/10G Ethernet, and TSN. * Support DO ...

Ericsson GmbH

IP Verification Engineer

Austin, TX · On-site

$110 - $150/hr

Senior Design Verification Engineer -- ASIC IP Silicon Verification | 5G Infrastructure | Austin ... Familiarity with SerDes, PCIe, ARM subsystems, DSP/accelerators, or Ethernet. * Proficiency in TCL ...

NVIDIA Gruppe

System Verification Engineer

Santa Clara, CA · On-site

$136 - $218.50/hr

Bring‑up and verify High Speed protocols like PCIe/CXL/NVLINK/IB/Ethernet etc ... Low speed ... S or equivalent experience in Electrical Engineering, Computer Science, Computer Engineering or ...

Marvell

Sr Staff COE Verification Engineer

San Diego, CA · On-site

$144K/yr

Perform protocol-level verification for PCIE controllers and PHY interfaces * Analyze and debug ... Bachelor's or master's degree in electrical engineering, Computer Engineering, or related field * 5 ...

previous pagenext page

Showing results 21-40

All JobsTechnology JobsSoftware JobsSoftware Quality Engineer JobsPcie Verification Engineer Jobs

Pcie Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do pcie verification engineer jobs pay per year?

As of Sep 4, 2026, the average yearly pay for pcie verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What does a PCIe verification engineer do?

A PCIe Verification Engineer is responsible for ensuring that PCI Express (PCIe) hardware and systems function correctly and comply with industry standards. They develop and execute test plans, create verification environments, and use simulation tools to find and resolve design issues. Their work is crucial for validating the performance, reliability, and interoperability of PCIe-based products such as computer motherboards, servers, and storage devices. This role typically requires a strong background in digital design, hardware description languages (HDL), and PCIe protocol knowledge.

What are the key skills and qualifications needed to thrive as a PCIe verification engineer, and why are they important?

To thrive as a PCIe Verification Engineer, you need a strong background in digital design, computer architecture, and verification methodologies, typically backed by a degree in electrical or computer engineering. Proficiency with hardware description languages (HDL) like Verilog/SystemVerilog, UVM methodology, simulation tools, and familiarity with PCIe protocol analyzers is essential. Analytical thinking, attention to detail, and effective communication are crucial soft skills for debugging complex issues and collaborating with cross-functional teams. These competencies ensure reliable product validation, compliance with industry standards, and efficient project delivery in high-speed interface development.

What are some common challenges faced by PCIe verification engineers during the verification process?

PCIe Verification Engineers often encounter challenges such as handling the complexity of the PCIe protocol, ensuring compliance with evolving standards, and debugging intricate issues that arise during simulation. The verification process may involve working with large-scale testbenches, managing interoperability testing with different vendors’ devices, and identifying corner-case bugs. Collaboration with both design and software teams is crucial to resolve issues effectively and ensure robust system-level functionality.

What is the difference between Pcie Verification Engineer vs Hardware Verification Engineer?

AspectPcie Verification EngineerHardware Verification Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of PCIe protocolsBachelor's in Electrical Engineering or Computer Engineering; knowledge of hardware protocols
Work EnvironmentDesign teams, FPGA/ASIC verification labsHardware design and testing labs, FPGA/ASIC environments
Industry UsageSemiconductor, computer hardware, embedded systemsSemiconductor, consumer electronics, aerospace
Common Search/ComparisonYesYes

The Pcie Verification Engineer focuses specifically on verifying PCIe interfaces and protocols within hardware designs, while the Hardware Verification Engineer has a broader scope, testing various hardware components and systems. Both roles require similar technical skills and often work in overlapping environments, but their focus areas differ significantly.

More about Pcie Verification Engineer jobs

What cities are hiring for Pcie Verification Engineer jobs?

Cities with the most Pcie Verification Engineer job openings:

What states have the most Pcie Verification Engineer jobs?

States with the most job openings for Pcie Verification Engineer jobs include:

What job categories do people searching Pcie Verification Engineer jobs look for?

The top searched job categories for Pcie Verification Engineer jobs are:

Pcie Verification Engineer jobs near you
Infographic showing various Pcie Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 93% Full Time, 3% Part Time, and 4% Contract. Highlights an 86% Physical, 5% Hybrid, and 9% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

Interface Design Verification Engineer

SWITS DIGITAL Private Limited

San Jose, CA • On-site

$159K - $194K/yr

Full-time

This job post has expired 1 day ago. Applications are no longer accepted.

Job description

Job Title: Interface Design Verification Engineer
Location: San Jose, CA
Job Description:
Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR, Ethernet, USB, etc.
Key Responsibilities:
  • Verify interface IPs for protocol compliance and robustness
  • Develop UVM testbenches using VIPs
  • Execute corner-case and stress testing
  • Analyze protocol-level failures and debug issues
  • Work with design teams to ensure spec compliance

Required Skills:
  • Strong knowledge of standard protocols (PCIe/DDR/USB/Ethernet)
  • Expertise in System Verilog, UVM, and VIP integration
  • Experience with protocol analyzers and debugging

Good to Have:
  • Experience in high-speed interfaces
  • Understanding of PHY-layer concepts

Apply