Microchip's CAD Physical Design (PD) team is looking for a Principal Engineer to work on Full Chip ... Power Integrity, and Physical Verification is required * Knowledge of and experience in UPF and Low ...
Microchip's CAD Physical Design (PD) team is looking for a Principal Engineer to work on Full Chip ... Power Integrity, and Physical Verification is required * Knowledge of and experience in UPF and Low ...
Microchip's CAD Physical Design (PD) team is looking for a Principal Engineer to work on Full Chip ... Power Integrity, and Physical Verification is required * Knowledge of and experience in UPF and Low ...
Microchip's CAD Physical Design (PD) team is looking for a Principal Engineer to work on Full Chip ... Power Integrity, and Physical Verification is required * Knowledge of and experience in UPF and Low ...
Sr. Manager, SOC Verification
Chandler, AZ · On-site
Medical
Retirement
You will lead, mentor, and scale a high-performing team of 20+ verification engineers to execute ... Partner closely with Architecture, RTL Design, Digital Signal Processing (DSP), and Physical Design ...
Sr. Manager, SOC Verification
Chandler, AZ · On-site
Medical
Retirement
You will lead, mentor, and scale a high-performing team of 20+ verification engineers to execute ... Partner closely with Architecture, RTL Design, Digital Signal Processing (DSP), and Physical Design ...
Sr. Manager, SOC Verification
Chandler, AZ · On-site
Medical
Retirement
You will lead, mentor, and scale a high-performing team of 20+ verification engineers to execute ... Partner closely with Architecture, RTL Design, Digital Signal Processing (DSP), and Physical Design ...
Sr. Manager, SOC Verification
Chandler, AZ · On-site
Medical
Retirement
You will lead, mentor, and scale a high-performing team of 20+ verification engineers to execute ... Partner closely with Architecture, RTL Design, Digital Signal Processing (DSP), and Physical Design ...
Senior Engineer I - Physical Design
Chandler, AZ · On-site
Medical
Retirement
Delivering Physical Verification-clean designs. * Die size estimation and Bond out approval ... Scripting skills in any programming language (TCL and Pyton preferred) * Basic design knowledge of ...
Senior Engineer I - Physical Design
Chandler, AZ · On-site
Medical
Retirement
Delivering Physical Verification-clean designs. * Die size estimation and Bond out approval ... Scripting skills in any programming language (TCL and Pyton preferred) * Basic design knowledge of ...
Senior Engineer I - Physical Design
Chandler, AZ · On-site
Medical
Retirement
Delivering Physical Verification-clean designs. * Die size estimation and Bond out approval ... Scripting skills in any programming language (TCL and Pyton preferred) * Basic design knowledge of ...
Senior Engineer I - Physical Design
Chandler, AZ · On-site
Medical
Retirement
Delivering Physical Verification-clean designs. * Die size estimation and Bond out approval ... Scripting skills in any programming language (TCL and Pyton preferred) * Basic design knowledge of ...
ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable ... As a Principal Design Verification Engineer, you will own verification strategy and closure for ...
ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable ... As a Principal Design Verification Engineer, you will own verification strategy and closure for ...
ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable ... As a Principal Design Verification Engineer, you will own verification strategy and closure for ...
ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable ... As a Principal Design Verification Engineer, you will own verification strategy and closure for ...
Technical Staff Engineer - Verification
Chandler, AZ · On-site
Medical
Retirement
... verification engineer for our team in Chandler, Arizona to work on the verification of our next ... Hearing, Seeing, Talking, Works Alone, Works Around Others Physical Requirements: 80% sitting, 10% ...
Technical Staff Engineer - Verification
Chandler, AZ · On-site
Medical
Retirement
... verification engineer for our team in Chandler, Arizona to work on the verification of our next ... Hearing, Seeing, Talking, Works Alone, Works Around Others Physical Requirements: 80% sitting, 10% ...
Technical Staff Engineer - Verification
Chandler, AZ · On-site
Medical
Retirement
... verification engineer for our team in Chandler, Arizona to work on the verification of our next ... Hearing, Seeing, Talking, Works Alone, Works Around Others Physical Requirements: 80% sitting, 10% ...
Technical Staff Engineer - Verification
Chandler, AZ · On-site
Medical
Retirement
... verification engineer for our team in Chandler, Arizona to work on the verification of our next ... Hearing, Seeing, Talking, Works Alone, Works Around Others Physical Requirements: 80% sitting, 10% ...
Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging
Tempe, AZ · On-site
$130K/yr
Medical
Dental
Vision
Life
Retirement
PTO
We are seeking a Package Layout Design Engineer to join our hardware team and contribute to the ... verification, and tape out release. - Implement physical designs for advanced packaging ...
Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging
Tempe, AZ · On-site
$130K/yr
Medical
Dental
Vision
Life
Retirement
PTO
We are seeking a Package Layout Design Engineer to join our hardware team and contribute to the ... verification, and tape out release. - Implement physical designs for advanced packaging ...
Sr. Package Layout Engineer, Annapurna Labs - AI Silicon Packaging
Tempe, AZ · On-site
Medical
Dental
Vision
Life
Retirement
PTO
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC ... design, verification, and tape out release. - Drive physical design of advanced packaging ...
Sr. Package Layout Engineer, Annapurna Labs - AI Silicon Packaging
Tempe, AZ · On-site
Medical
Dental
Vision
Life
Retirement
PTO
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC ... design, verification, and tape out release. - Drive physical design of advanced packaging ...
Sr High-Speed SerDes Design Engineer (Remote)
Chandler, AZ · Remote
$135K - $165K/yr
Medical
Dental
Vision
Life
Retirement
PTO
... and physical verification EDA tools. Strong understanding of signal integrity, jitter analysis ... Full-Time Benefits: * 15 days of PTO per calendar year * 10 paid Holidays per calendar year
Quick apply
Sr High-Speed SerDes Design Engineer (Remote)
Chandler, AZ · Remote
$135K - $165K/yr
Medical
Dental
Vision
Life
Retirement
PTO
... and physical verification EDA tools. Strong understanding of signal integrity, jitter analysis ... Full-Time Benefits: * 15 days of PTO per calendar year * 10 paid Holidays per calendar year
... verification, and tape out release. - Implement physical designs for advanced packaging ... guidance from senior engineers. - Assist in maintaining package stack-up definitions in ...
... verification, and tape out release. - Implement physical designs for advanced packaging ... guidance from senior engineers. - Assist in maintaining package stack-up definitions in ...
Sr High-Speed SerDes Design Engineer (Remote)
Chandler, AZ · On-site +1
$135K - $165K/yr
Medical
Dental
Vision
Life
Retirement
PTO
... and physical verification EDA tools. Strong understanding of signal integrity, jitter analysis ... Full-Time Benefits: • 15 days of PTO per calendar year • 10 paid Holidays per calendar year • ...
Sr High-Speed SerDes Design Engineer (Remote)
Chandler, AZ · On-site +1
$135K - $165K/yr
Medical
Dental
Vision
Life
Retirement
PTO
... and physical verification EDA tools. Strong understanding of signal integrity, jitter analysis ... Full-Time Benefits: • 15 days of PTO per calendar year • 10 paid Holidays per calendar year • ...
... verification, and tape out release. - Implement physical designs for advanced packaging ... guidance from senior engineers. - Assist in maintaining package stack-up definitions in ...
... verification, and tape out release. - Implement physical designs for advanced packaging ... guidance from senior engineers. - Assist in maintaining package stack-up definitions in ...
... verification, and tape out release. - Implement physical designs for advanced packaging ... guidance from senior engineers. - Assist in maintaining package stack-up definitions in ...
... verification, and tape out release. - Implement physical designs for advanced packaging ... guidance from senior engineers. - Assist in maintaining package stack-up definitions in ...
... verification, and tape out release. - Implement physical designs for advanced packaging ... guidance from senior engineers. - Assist in maintaining package stack-up definitions in ...
... verification, and tape out release. - Implement physical designs for advanced packaging ... guidance from senior engineers. - Assist in maintaining package stack-up definitions in ...
Senior Engineer I - Physical Design
Chandler, AZ · On-site
$102K - $141K/yr
Conduct physical verification, including DRC (Design Rule Check) and LVS (Layout Versus Schematic ... Bachelor of Engineering in Electrical / Electronic Engineering or Master of Engineering in ...
Senior Engineer I - Physical Design
Chandler, AZ · On-site
$102K - $141K/yr
Conduct physical verification, including DRC (Design Rule Check) and LVS (Layout Versus Schematic ... Bachelor of Engineering in Electrical / Electronic Engineering or Master of Engineering in ...
Senior Engineer I - Physical Design
$102K - $141K/yr
Conduct physical verification, including DRC (Design Rule Check) and LVS (Layout Versus Schematic ... Bachelor of Engineering in Electrical / Electronic Engineering or Master of Engineering in ...
Senior Engineer I - Physical Design
$102K - $141K/yr
Conduct physical verification, including DRC (Design Rule Check) and LVS (Layout Versus Schematic ... Bachelor of Engineering in Electrical / Electronic Engineering or Master of Engineering in ...
Full Time Physical Verification Engineer information
What is the difference between Full Time Physical Verification Engineer vs Physical Design Engineer?
| Aspect | Full Time Physical Verification Engineer | Physical Design Engineer |
|---|---|---|
| Primary Role | Verifies physical layouts for manufacturability and design rule compliance | Creates and optimizes physical layouts for chip design |
| Skills & Certifications | Knowledge of DRC, LVS, parasitic extraction; familiarity with EDA tools | Experience with placement, routing, and physical implementation tools |
| Work Environment | Design verification teams in semiconductor or chip design companies | Physical implementation teams in IC design firms |
While both roles focus on physical aspects of chip design, the Full Time Physical Verification Engineer primarily verifies layouts for correctness, whereas the Physical Design Engineer focuses on creating and optimizing the physical layout. Both roles require similar technical skills and often collaborate closely during the chip development process.
What does a full time physical verification engineer do?
What are some common challenges faced by full time physical verification engineers, and how can they be addressed?
What are the key skills and qualifications needed to thrive as a full time physical verification engineer, and why are they important?
What are popular job titles related to Full Time Physical Verification Engineer jobs in Arizona?
For Full Time Physical Verification Engineer jobs in Arizona, the most frequently searched job titles are:
What job categories do people searching Full Time Physical Verification Engineer jobs in Arizona look for?
The top searched job categories for Full Time Physical Verification Engineer jobs in Arizona are:

Microchip Technology rating
8.0
Based on 33 frontline employees who took The Breakroom Quiz
58th of 157 rated electronics manufacturers
Job description
Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.
People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.
Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.
Visit our careers page to see what exciting opportunities and company perks await!
Job Description:
Microchip's CAD Physical Design (PD) team is looking for a Principal Engineer to work on Full Chip APR/Physical Implementation (Netlist-to-GDSII). In this role you will be working as part of a worldwide team in all areas of Physical Implementation including APR of hierarchical, low power, multi-mode, multi corner mixed signal designs.
Requirements/Qualifications:
- Bachelor's or Masters Degree in Electrical / Electronics Engineering with 10+ years of relevant experience
- Hands-on experience in all aspects of physical design flows such as floor planning, placement optimization,
- clock tree synthesis, routing, crosstalk avoidance and physical verification
- Advanced knowledge of place and route methodologies.
- Recent experience with leading full chip Physical Design activities.
- Advanced knowledge of VLSI logic principles, clock structures, and design timing closure.
- Advanced knowledge of sign-off tools for Static Timing Analysis, Formal Equivalence, Parasitic Extraction,
- Power Integrity, and Physical Verification is required
- Knowledge of and experience in UPF and Low Power design practices throughout entire physical design flow.
- Daily use of ICC/ICC2 or Innovus is preferred.
- Experience with 40nm or 28nm technologies is required, 16nm or smaller technology preferred
- Proficiency in Tcl and Perl scripting is essential.
- Excellent written and verbal communication skills.
- Excellent problem-solving and debugging skills.
- Self-motivated team player that can collaborate with multiple teams across a geographically diverse
- company to achieve desired design goals is crucial.
Travel Time:
0% - 25%Physical Attributes:
Hearing, Seeing, Talking, Works Alone, Works Around OthersPhysical Requirements:
80% sitting, 10% walking, 10% standingMicrochip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.
To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.
What Microchip Technology employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Microchip
Sourced by ZipRecruiter
Industry
It services
Company size
10,000+ Employees
Headquarters location
Chandler, AZ, US
Year founded
1989