Resolve failing RTL tests by implementing corrective measures, ensuring feature correctness and functionality. * Document micro architectural specifications (MAS) for CPU features. * Support SoC ...
Resolve failing RTL tests by implementing corrective measures, ensuring feature correctness and functionality. * Document micro architectural specifications (MAS) for CPU features. * Support SoC ...
Lead CPU Design Engineer
Phoenix, AZ · On-site
Resolve failing RTL tests by implementing corrective measures, ensuring feature correctness and functionality. * Document micro architectural specifications (MAS) for CPU features. * Support SoC ...
Lead CPU Design Engineer
Phoenix, AZ · On-site
Resolve failing RTL tests by implementing corrective measures, ensuring feature correctness and functionality. * Document micro architectural specifications (MAS) for CPU features. * Support SoC ...
This Hardware Engineering position is located in San Jose, CA, and is open to remote applicants ... Design, document, and develop ASIC packages for high-volume, high-quality release, including post ...
This Hardware Engineering position is located in San Jose, CA, and is open to remote applicants ... Design, document, and develop ASIC packages for high-volume, high-quality release, including post ...
Sr Advanced ASIC FPGA Engineer
Scottsdale, AZ · On-site
$152.46K - $169.14K/yr
Responsibilities for this Position Duties and Tasks: • Responsible for definition, design ... ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array ...
Sr Advanced ASIC FPGA Engineer
Scottsdale, AZ · On-site
$152.46K - $169.14K/yr
Responsibilities for this Position Duties and Tasks: • Responsible for definition, design ... ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array ...
Sr Advanced ASIC FPGA Engineer
Scottsdale, AZ · Hybrid
$152.46K - $169.14K/yr
Duties and Tasks: • Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments ...
Sr Advanced ASIC FPGA Engineer
Scottsdale, AZ · Hybrid
$152.46K - $169.14K/yr
Duties and Tasks: • Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments ...
Senior Digital Design Engineer
Chandler, AZ · On-site
$133.60K/yr
Complete high-quality, area-optimal, low-power RTL design using industry-standard hardware ... Collaborate with architects, analog designers, test/product/quality/bench engineers and software ...
Senior Digital Design Engineer
Chandler, AZ · On-site
$133.60K/yr
Complete high-quality, area-optimal, low-power RTL design using industry-standard hardware ... Collaborate with architects, analog designers, test/product/quality/bench engineers and software ...
Physical Design Engineer
Phoenix, AZ · On-site
$135K - $139K/yr
... ASIC/SoC design Min. * Qualifications: 0-1 yrs of exp. Enginner - CL11 & CL10 Master's degree in Electrical Eng. or Comp. Science RTL2GDSII exp. on advanced tech. nodes (7nm and below) Exp. w/low ...
Physical Design Engineer
Phoenix, AZ · On-site
$135K - $139K/yr
... ASIC/SoC design Min. * Qualifications: 0-1 yrs of exp. Enginner - CL11 & CL10 Master's degree in Electrical Eng. or Comp. Science RTL2GDSII exp. on advanced tech. nodes (7nm and below) Exp. w/low ...
Senior FPGA Design Engineer
$122.10K - $168.30K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Senior FPGA Design Engineer
$122.10K - $168.30K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Position Overview We seek a Senior ASIC Design Engineer to provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and to perform ASIC physical ...
Position Overview We seek a Senior ASIC Design Engineer to provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and to perform ASIC physical ...
Position Overview We seek a Senior ASIC Design Engineer to provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and to perform ASIC physical ...
Position Overview We seek a Senior ASIC Design Engineer to provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and to perform ASIC physical ...
Principal FPGA/ASIC Engineer - Level 3
$79.30K - $118.90K/yr
The Principal FPGA/ASIC Engineer will be responsible for research, requirements analysis and ... Proficiency in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
Principal FPGA/ASIC Engineer - Level 3
$79.30K - $118.90K/yr
The Principal FPGA/ASIC Engineer will be responsible for research, requirements analysis and ... Proficiency in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
You will participate in mixed-signal ASIC/ROIC development activities with cross-functional teams ... Modelling experience with System Verilog/Real Modelling/Verilog AMS and coding synthesizable RTL.
You will participate in mixed-signal ASIC/ROIC development activities with cross-functional teams ... Modelling experience with System Verilog/Real Modelling/Verilog AMS and coding synthesizable RTL.
Contribute to SOC design from concept through tape-out by partnering with the Architecture, RTL ... Mentor engineers to build deep subject-matter expertise within the team. * Promote teamwork ...
Contribute to SOC design from concept through tape-out by partnering with the Architecture, RTL ... Mentor engineers to build deep subject-matter expertise within the team. * Promote teamwork ...
Senior FPGA Engineer with Security Clearance
$101.10K - $136.10K/yr
Qualifications • Strong digital design engineer with FPGA/ASIC SoC design experience • Strong ... creating RTL simulations to identify and resolve most issues before hardware tests • ...
Senior FPGA Engineer with Security Clearance
$101.10K - $136.10K/yr
Qualifications • Strong digital design engineer with FPGA/ASIC SoC design experience • Strong ... creating RTL simulations to identify and resolve most issues before hardware tests • ...
Contribute to SOC design from concept through tape-out by partnering with the Architecture, RTL ... Mentor engineers to build deep subject-matter expertise within the team. * Promote teamwork ...
Contribute to SOC design from concept through tape-out by partnering with the Architecture, RTL ... Mentor engineers to build deep subject-matter expertise within the team. * Promote teamwork ...
Staff Engineer, Digital Design Engineering
Chandler, AZ · On-site
$133.90K/yr
Staff AI/ML Digital Design Engineer Locations: Chandler, AZ; Spain; France About Analog Devices ... Lead RTL digital design for complex blocks and subsystems with AI/MLassisted methodologies * Apply ...
Staff Engineer, Digital Design Engineering
Chandler, AZ · On-site
$133.90K/yr
Staff AI/ML Digital Design Engineer Locations: Chandler, AZ; Spain; France About Analog Devices ... Lead RTL digital design for complex blocks and subsystems with AI/MLassisted methodologies * Apply ...
Support and deliver ASIC/Digital tool/flow/methodologysolutions using Cadence tool suites to ... Drive quality improvements in design kits and documentation through ASIC design reference flow ...
Support and deliver ASIC/Digital tool/flow/methodologysolutions using Cadence tool suites to ... Drive quality improvements in design kits and documentation through ASIC design reference flow ...
Staff Engineer, Digital Design Engineering
Chandler, AZ · On-site
$133.90K/yr
Lead RTL digital design for complex blocks and subsystems with AI/ML-assisted methodologies * Apply AI/ML techniques to enhance digital design workflows such as synthesis, timing closure, and ...
Staff Engineer, Digital Design Engineering
Chandler, AZ · On-site
$133.90K/yr
Lead RTL digital design for complex blocks and subsystems with AI/ML-assisted methodologies * Apply AI/ML techniques to enhance digital design workflows such as synthesis, timing closure, and ...
Support and deliver ASIC/Digital tool/flow/methodology solutions using Cadence tool suites to ... Drive quality improvements in design kits and documentation through ASIC design reference flow ...
Support and deliver ASIC/Digital tool/flow/methodology solutions using Cadence tool suites to ... Drive quality improvements in design kits and documentation through ASIC design reference flow ...
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
Scottsdale, AZ · On-site
$135.40K - $150.21K/yr
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high ...
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
Scottsdale, AZ · On-site
$135.40K - $150.21K/yr
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high ...
Freelance Asic Rtl Design Engineer information
See Phoenix, AZ salary details
$23.36 is the 25th percentile. Wages below this are outliers.
$14.80 - $25.39
31% of jobs
The median wage is $31.92 / hr.
$25.39 - $35.98
31% of jobs
$35.98 - $46.56
4% of jobs
$55.83 is the 75th percentile. Wages above this are outliers.
$46.56 - $57.15
10% of jobs
$57.15 - $67.74
9% of jobs
$67.74 - $78.33
5% of jobs
$78.33 - $88.92
0% of jobs
$88.92 - $99.51
8% of jobs
$99.51 - $110.10
0% of jobs
$110.10 - $120.69
0% of jobs
$120.69 - $131.27
1% of jobs
$14
$47
$131
How much do freelance asic rtl design engineer jobs pay per hour?
Intel rating
8.8
Based on 143 frontline employees who took The Breakroom Quiz
9th of 137 rated electronics manufacturers
Job description
The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.
The Role and Impact:
Intel is seeking a highly skilled and motivated CPU Logic Design Engineer to join our innovative team. As a CPU Logic Design Engineer, you will play a pivotal role in designing and developing the logic architecture for CPUs that serve as the backbone of our cutting-edge technologies. Your contributions will directly impact Intel's ability to deliver high-performance, power-efficient processors that drive the future of computing. This is an opportunity to shape the design of CPUs by employing advanced strategies and ensuring robust integration in system-on-chip (SoC) designs. Join us in transforming the world through technology while honing your expertise in logic design and microarchitecture development.
Key Responsibilities:
- Develop the logic design and register transfer level (RTL) coding for CPU features.
- Perform simulation and implement strategies to meet power, performance, area, and timing goals, ensuring design integrity.
- Collaborate on defining architecture and microarchitecture features of the CPU being designed.
- Optimize and debug logic designs using advanced tools and methods.
- Review and contribute to verification plans to ensure correctness of CPU design features.
- Resolve failing RTL tests by implementing corrective measures, ensuring feature correctness and functionality.
- Document micro architectural specifications (MAS) for CPU features.
- Support SoC customers to ensure high-quality integration of CPU blocks in chip designs.
- Someone who can understand how to achieve results in complex multi-site team environment
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences
Minimum Qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or related field.
- 6+ years of experience with a Bachelor's degree, 4+ years with a Master's degree, or 2+ years with a PhD in CPU logic design, RTL coding, or microarchitecture development.
- Logic design and RTL coding techniques. Expertise in power and performance analysis and optimization.
- Microarchitecture fundamentals and low-power design methodologies.
- Experience with debugging and resolving RTL implementation issues.
Preferred Qualifications:
- Strong communication skills and ability to work collaboratively within cross-functional teams.
- Proven ability to deliver high-quality designs under tight deadlines and dynamic project environments.
- Enthusiasm for innovation and staying ahead of industry trends in CPU design.
- Strong knowledge of CPU architecture (concepts such as caching, pipelining, paging, virtual memory, memory tagging and management) and micro-architecture and RTL environment is essential.
- Demonstrated expertise in understanding the design of complex Intel Architecture CPU, developing and debugging of functional tests in Assembly language in pre-silicon simulation environment are required skills.
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $164,470.00-269,100.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.About Intel
Sourced by ZipRecruiter
Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1968