As a Junior Senior Physical Design Engineer (CPU), you will contribute to cutting-edge silicon ... memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is ...
As a Junior Senior Physical Design Engineer (CPU), you will contribute to cutting-edge silicon ... memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is ...
As a Junior Senior Physical Design Engineer (CPU), you will contribute to cutting-edge silicon ... memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is ...
As a Junior Senior Physical Design Engineer (CPU), you will contribute to cutting-edge silicon ... memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is ...
Electrical Designer I (MEP - Entry Level)
Portland, OR · On-site
$61K - $79K/yr
Join a People-First, Employee-Owned Firm That's Redefining Flexibility and Growth Electrical Design Engineer I (MEP - Entry Level), Portland, OR (Hybrid) Interface Engineering Inc. Please submit a ...
Electrical Designer I (MEP - Entry Level)
Portland, OR · On-site
$61K - $79K/yr
Join a People-First, Employee-Owned Firm That's Redefining Flexibility and Growth Electrical Design Engineer I (MEP - Entry Level), Portland, OR (Hybrid) Interface Engineering Inc. Please submit a ...
Electrical Designer I (MEP - Entry Level)
Portland, OR · Hybrid
$61K - $79K/yr
Join a People-First, Employee-Owned Firm That's Redefining Flexibility and Growth Electrical Design Engineer I (MEP - Entry Level), Portland, OR (Hybrid) Interface Engineering Inc. Please submit a ...
Electrical Designer I (MEP - Entry Level)
Portland, OR · Hybrid
$61K - $79K/yr
Join a People-First, Employee-Owned Firm That's Redefining Flexibility and Growth Electrical Design Engineer I (MEP - Entry Level), Portland, OR (Hybrid) Interface Engineering Inc. Please submit a ...
Design Verification Engineer
$141K - $172K/yr
Design Verification Engineers at Apple are responsible for verifying the functionality and ... memory controller logic - Encode and Decode systems for ProRes and other codec formats such as VP9 ...
Design Verification Engineer
$141K - $172K/yr
Design Verification Engineers at Apple are responsible for verifying the functionality and ... memory controller logic - Encode and Decode systems for ProRes and other codec formats such as VP9 ...
Design Verification Engineer
Beaverton, OR · On-site
$141K - $172K/yr
Design Verification Engineers at Apple are responsible for verifying the functionality and ... memory controller logic - Encode and Decode systems for ProRes and other codec formats such as VP9 ...
Design Verification Engineer
Beaverton, OR · On-site
$141K - $172K/yr
Design Verification Engineers at Apple are responsible for verifying the functionality and ... memory controller logic - Encode and Decode systems for ProRes and other codec formats such as VP9 ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
CPU Cache Microarchitect/RTL Engineer
$184K - $324K/yr
... bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock ... C++ programming Experience using an interpretive language such as Perl or Python Minimum ...
Entry-Level Engineer
Portland, OR · On-site
$74K - $86K/yr
Resolving and clarifying design issues. * Identifying and resolving field issues and change orders ... Basic qualifications for Entry-Level Engineer candidates include: * Bachelor of Science in an ...
Entry-Level Engineer
Portland, OR · On-site
$74K - $86K/yr
Resolving and clarifying design issues. * Identifying and resolving field issues and change orders ... Basic qualifications for Entry-Level Engineer candidates include: * Bachelor of Science in an ...
Entry-Level Engineer
Portland, OR · On-site
Resolving and clarifying design issues. * Identifying and resolving field issues and change orders ... Basic qualifications for Entry-Level Engineer candidates include: * Bachelor of Science in an ...
Entry-Level Engineer
Portland, OR · On-site
Resolving and clarifying design issues. * Identifying and resolving field issues and change orders ... Basic qualifications for Entry-Level Engineer candidates include: * Bachelor of Science in an ...
SoC Power Spec Engineer
Beaverton, OR · On-site
As part of our Silicon Engineering group, you will generate ideas and turn them into reality. You ... memory and media IPs Skills in scripting and data analysis. Understanding of VLSI design flow and ...
SoC Power Spec Engineer
Beaverton, OR · On-site
As part of our Silicon Engineering group, you will generate ideas and turn them into reality. You ... memory and media IPs Skills in scripting and data analysis. Understanding of VLSI design flow and ...
Applications Engineer
Hillsboro, OR · On-site
Support customer design-ins, including interface configuration, signal integrity guidance, board ... Solid understanding of DDR memory architectures and protocols (DDR4/DDR5 and/or LPDDR). * Hands on ...
Applications Engineer
Hillsboro, OR · On-site
Support customer design-ins, including interface configuration, signal integrity guidance, board ... Solid understanding of DDR memory architectures and protocols (DDR4/DDR5 and/or LPDDR). * Hands on ...
Civil Engineer - Entry
Portland, OR · On-site
You will be a Civil Designer responsible for site design of commercial building projects, including ... A Bachelor's Degree in Civil Engineering with EIT registration is required to apply for this ...
Civil Engineer - Entry
Portland, OR · On-site
You will be a Civil Designer responsible for site design of commercial building projects, including ... A Bachelor's Degree in Civil Engineering with EIT registration is required to apply for this ...
Civil Engineer - Entry
Portland, OR · On-site
You will be a Civil Designer responsible for site design of commercial building projects, including ... A Bachelor's Degree in Civil Engineering with EIT registration is required to apply for this ...
Quick apply
Civil Engineer - Entry
Portland, OR · On-site
You will be a Civil Designer responsible for site design of commercial building projects, including ... A Bachelor's Degree in Civil Engineering with EIT registration is required to apply for this ...
Solid understanding of DDR memory architectures and protocols (DDR4/DDR5 and/or LPDDR). * Hands on ... Familiarity with PCB design considerations for high speed interfaces (stack ups, routing ...
Solid understanding of DDR memory architectures and protocols (DDR4/DDR5 and/or LPDDR). * Hands on ... Familiarity with PCB design considerations for high speed interfaces (stack ups, routing ...
Software Security Engineer (Entry-Level) About the Team / Our Culture For more than 80 years ... design engineering culture. Responsibilities * Secure Product Development: * Assist in the ...
Software Security Engineer (Entry-Level) About the Team / Our Culture For more than 80 years ... design engineering culture. Responsibilities * Secure Product Development: * Assist in the ...
Entry Level Memory Design Engineer information
See Portland, OR salary details
$31.8K - $40.3K
2% of jobs
$40.3K - $48.8K
10% of jobs
$54.4K is the 25th percentile. Wages below this are outliers.
$48.8K - $57.3K
20% of jobs
$57.3K - $65.8K
13% of jobs
The median wage is $67.9K / yr.
$65.8K - $74.2K
21% of jobs
$79.8K is the 75th percentile. Wages above this are outliers.
$74.2K - $82.7K
14% of jobs
$82.7K - $91.2K
7% of jobs
$91.2K - $99.7K
5% of jobs
$99.7K - $108.2K
3% of jobs
$108.2K - $116.7K
2% of jobs
$116.7K - $125.1K
2% of jobs
$31.8K
$73.6K
$125.1K
How much do entry level memory design engineer jobs pay per year?
Is earning $70,000 out of college with an engineering degree good?
What engineer makes $500,000 a year?
What is the salary of memory Design Engineer in Intel?
What are the typical responsibilities of an Entry Level Memory Design Engineer during a project cycle?
What engineers make $300,000 a year?
What are Entry Level Memory Design Engineers?
What are the key skills and qualifications needed to thrive as an Entry Level Memory Design Engineer, and why are they important?
- Entry Level Structural Engineer
- Entry Level Contract Mechanical Engineer
- Entry Level 3D Modeling
- Entry Level Mechanical Design Engineer
- Entry Level Infrastructure Engineer
- Entry Level Rfic Design Engineer
- Entry Level Acoustic Engineer
- Entry Level Physical Design Engineer
- Entry Level Developer
- Entry Level Civil Engineer Travel
- International Entry Level Mechanical Engineer
- Entry Level Visa Sponsorship Civil Engineer
- Entry Level Etabs
- Entry Level Civil Engineering
- Entry Level Rf Filter Design Engineer
- Entry Level Analog Layout Design Engineer
- Entry Level Mechanical Engineer Raytheon
- Remote Water Design Engineer
- Entry Level Eit Urban Mobility
- Entry Level Graduate Structural Engineer

Full-time
Medical, Retirement, PTO
Posted 13 days ago
Intel rating
8.7
Based on 146 frontline employees who took The Breakroom Quiz
11th of 142 rated electronics manufacturers
Job description
Job Description:
About the Role
Join a team developing next-generation CPU cores that power client, server, IoT, and AI platforms. As a Junior Senior Physical Design Engineer (CPU), you will contribute to cutting-edge silicon design using advanced process technologies. You will work alongside experienced engineers to support implementation from RTL to GDS, gaining hands-on experience in high-performance, power-efficient processor design.
What You'll Do
Key responsibilities will include but not limited to:
- Support physical design execution for CPU core or subsystem blocks under guidance
- Assist with synthesis, place and route (PnR), and physical verification tasks
- Perform analysis for timing, power, and design rule compliance
- Debug and resolve design issues with mentorship from senior engineers
- Contribute to script and flow development (e.g., TCL, Python)
- Collaborate with cross-functional teams including RTL design, verification, and full-chip integration
- Document design work and contribute to best practices and design flows
Behavioral traits that we are looking for:
- Strong learning agility and curiosity
- Pays close attention to detail and quality
- Communicates clearly and effectively in a team environment
- Demonstrates adaptability and openness to feedback
- Builds collaborative relationships across teams
Why Join Us
- Work on cutting-edge CPU core designs that power client, server, IoT, and AI platforms used worldwide
- Be part of a team driving innovation at advanced semiconductor process nodes
- Contribute across the full RTL-to-GDS flow, gaining exposure to complex, high-impact silicon design
- Collaborate with experienced engineers across architecture, design, and full-chip integration
- Grow your technical expertise through challenging problems, modern tools, and continuous learning opportunities
- Join a culture that values inclusion, collaboration, and diverse perspectives while delivering industry-leading technology
- Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life.
- See Intel Benefits for more details.
Qualifications:
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Note:
For information on Intel's immigration sponsorship guidelines, please see
Intel U.S. Immigration Sponsorship Information
Minimum Qualifications and Experience:
Bachelors in Computer / Electrical Engineering or related field with 2+ years of educational or work experience. Or a Masters in the same field with 3+ months of educational experience.
Your experience described above must be in the following:
- Experience with integrated circuit design tools (ex: Synopsys/Cadence), including logic synthesis, place and route, static timing analysis and design closure
- PV convergence (including static timing and power analysis)
- Chip physical design verification including formal equivalence, timing, electrical rules, DRC/LVS, Noise and electro-migration checks.
- Scripting in an interpreted language, minimum TCL in addition to at least one other (e.g. Perl, Python, Ruby)
- Experience with one or more of the following areas: Synthesis of a digital logic block, which was integrated into a large SoC or IP
Preferred Qualifications and Experience:
- Physical design best known practices concerning floor-planning, routing techniques, clock distribution
- Static Timing Analysis, Noise analysis, and reliability verification techniques
- RTL to GDS methodologies and formal equivalence
- Familiar with Synopsys tool suite (Fusion compiler, ICC2, PrimeTime) or Cadence (genus/innovus)
Job Type:
College Grad
Shift:
Shift 1 (United States of America)
Primary Location:
US, Oregon, Hillsboro
Additional Locations:
Business group:
Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $105,650.00-172,860.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
About Intel
Sourced by ZipRecruiter
Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1968