ZipRecruiter

Log In

1

Design Verification Internship Jobs (NOW HIRING)

Intel

Mixed Signal Design Verification Engineer

Austin, TX · On-site

$122K - $200K/yr

Executes verification plans and defines and runs system simulation models to verify the design ... internships, military training and/or work experience. Job Type:Experienced Hire Shift:Shift 1 ...

New

previous pagenext page

Showing results 21-40

All JobsInternship JobsTechnology JobsSoftware JobsSoftware Quality Engineer JobsDesign Verification Internship Jobs

Design Verification Internship information

See salary details

$9

$19

$36

How much do design verification internship jobs pay per hour?

As of Sep 8, 2026, the average hourly pay for design verification internship in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What is a design verification internship?

A Design Verification Internship is a temporary position, typically for students or recent graduates, where interns assist in verifying and validating the functionality of hardware designs, such as integrated circuits or system-on-chip (SoC) components. Interns work alongside experienced engineers to develop and execute tests, identify bugs, and ensure that designs meet specifications before they move to production. This role provides hands-on experience with industry-standard verification tools and methodologies, such as UVM, SystemVerilog, and simulation environments. It is an excellent opportunity for those interested in semiconductor or hardware engineering careers.

What are the key skills and qualifications needed to thrive as a design verification intern, and why are they important?

To thrive as a Design Verification Intern, you typically need a background in electrical or computer engineering, familiarity with digital design concepts, and coursework or experience in hardware description languages like Verilog or VHDL. Proficiency with verification tools such as SystemVerilog, UVM, and simulation environments is highly valued, alongside any related certifications or project experience. Strong problem-solving, attention to detail, and effective communication skills help you collaborate with engineers and debug complex design issues. These skills ensure accurate verification of hardware designs, reducing errors and contributing to efficient development cycles.

What are some common challenges faced during a design verification internship, and how can interns effectively overcome them?

Design Verification Interns often encounter challenges such as understanding complex hardware architectures, managing tight deadlines, and learning industry-standard verification languages like SystemVerilog or UVM. To overcome these, interns should proactively seek guidance from mentors, make use of available documentation, and engage in regular code reviews to improve their skills. Collaborating closely with other verification engineers and asking questions when uncertainties arise can also significantly smooth the learning curve and help interns deliver quality results.

What is the difference between Design Verification Internship vs Design Engineer?

AspectDesign Verification InternshipDesign Engineer
Required CredentialsTypically pursuing or recent graduate in Electrical, Computer Engineering, or related fieldsBachelor's or Master's in Engineering or related discipline, with relevant certifications often preferred
Work EnvironmentInternship setting, often in a corporate or R&D lab, with mentorshipFull-time professional role, responsible for designing and developing hardware/software components
Industry UsageCommonly used in semiconductor, electronics, and tech companies for entry-level rolesUsed across industries for product development and system design

While a Design Verification Internship focuses on learning and supporting verification tasks under supervision, a Design Engineer takes on full responsibility for designing and implementing hardware or software solutions. Internships serve as a stepping stone to full engineering roles, which require more experience and responsibility.

More about Design Verification Internship jobs

What cities are hiring for Design Verification Internship jobs?

Cities with the most Design Verification Internship job openings:

What are the most commonly searched types of Design Verification jobs?

The most popular types of Design Verification jobs are:

What states have the most Design Verification Internship jobs?

States with the most job openings for Design Verification Internship jobs include:

What job categories do people searching Design Verification Internship jobs look for?

The top searched job categories for Design Verification Internship jobs are:

What other helpful pages are available for Design Verification Internship?

Other pages related to Design Verification Internship:

Design Verification Internship jobs near you
Infographic showing various Design Verification Internship job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 89% Full Time, 7% Part Time, and 3% Contract. Highlights an 81% Physical, 4% Hybrid, and 15% Remote job distribution, with an average salary of $40,304 per year, or $19.4 per hour.

Senior Design Verification Engineer

Intel Corporation

Santa Clara, CA • On-site

Full-time

Medical, Retirement, PTO

Re-posted 7 hours ago

Intel rating

8.7

Company rating: 8.7 out of 10

Based on 147 frontline employees who took The Breakroom Quiz

18th of 161 rated electronics manufacturers

Job description

Job Details:
Job Description:
About the Role
Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive quality in testbench architecture, test plan and coverage closure while working closely with architecture, design, and software teams. This position requires strong technical depth in DV methodologies, protocol verification, and memory subsystem behavior, with enough breadth in RTL, physical design, and CAD to contribute across traditional discipline boundaries. AI-assisted workflows are part of everyday development here. Consistent execution against schedule and quality goals is expected.
Responsibilities will include but are not limited to:
  • Own verification planning and execution for key IP features across IP and subsystem integration points
  • Build scalable verification environments and targeted test plans with reusable test benches, checkers, VIPs, and behavioral models
  • Collaborate closely with architecture, design, and software teams from specification through bringup; contribute across role boundaries when needed to unblock progress and maintain execution quality
  • Drive ownership of multiple critical blocks and verification components; take full responsibility for functional signoffs and achievement of performance and power metrics
  • Lead IP delivery to multiple customers while ensuring technical excellence; balance competing requirements, schedules, and resources across teams
  • Drive convergence of simulation and formal verification into unified bug hunting and coverage closure strategies; evaluate and adopt emerging methodologies including ML-driven verification flows
  • Mentor and develop verification engineers; establish verification best practices and raise team-level execution quality
  • Comfortable using AI-assisted development tools as part of everyday workflow; track record of delivering reusable, configurable verification collateral

Core Competencies
  • Excellent communication and organizational skills with a track record of delivering high-quality silicon on schedule; able to adapt as tools, methodologies, and role definitions evolve

Qualifications:
The Minimum qualifications are required to be initially considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications
  • Bachelor of Science Degree in Electrical or Computer Engineering, Computer Science, or in a STEM related field
  • 10+ years of experience in design verification (DV); with extensive background in IP DV, and subsystem and SoC-level verification
  • Experience in interconnects, caches, and memory subsystems, including multiple bus protocols such as AMBA (CHI, ACE, AXI), PCIe, UCIe, and CXL; cache coherency and memory consistency models
  • Experience in verification of global functions including debug, trace, clock and power management, RAS, QoS, and security feature
  • Experience in simulation and formal verification methodologies including UVM, SVA, ABV, and co-simulation; proficiency in low-power verification techniques, HDL/verification languages, and industry-standard EDA tools
  • Hands-on coding experience across SystemVerilog/UVM, C/C++, Python, and build systems
  • Experience working with RTL, physical design, and CAD tool flows; contribute outside core DV responsibilities as needed.

Preferred Experience
  • Post graduate degree in Electrical or Computer Engineering, Computer Science, or in a STEM related field
  • Experience with formal verification tools (JasperGold, VC Formal, or similar) and emulation or FPGA-based verification; track record of combining formal and simulation for unified bug closure
  • Prior work with system IPs such as MMUs (SMMU or IOMMU) and interrupt controllers, and working knowledge of the associated software stacks

Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, California, Santa Clara
Additional Locations:
Business group:
The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $164,470.00-311,890.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

What Intel employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Intel logo

About Intel

Sourced by ZipRecruiter

Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1968

View All Intel Jobs

Apply