ZipRecruiter

Log In

1

Contractual Asic Rtl Design Engineer Jobs in Berkeley, CA

Epia Neuro

ASIC Design Engineer

Alameda, CA · On-site

$120 - $180/hr

The Role We're looking for an ASIC Design Engineer who wants to be involved in all aspects of ... Digital (RTL) design * Programming * Testing/debugging designs or systems Preferred experiences

80Twenty

Founding RTL Design Engineer

San Francisco, CA · On-site

$180K - $250K/yr

... ASIC job. High visibility: your work will directly influence the product roadmap and company ... Design Engineer jobs in San Francisco Bay Area . We're unlocking community knowledge in a new way.

80Twenty

Founding RTL Design Engineer

San Francisco, CA · On-site

$180K - $250K/yr

... ASIC job. High visibility: your work will directly influence the product roadmap and company ... Design Engineer jobs in San Francisco Bay Area . We're unlocking community knowledge in a new way.

Apple

Wireless RTL Design Engineer

San Francisco, CA · On-site

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design group ...

Meta

ASIC Engineer, EDA Infrastructure

Menlo Park, CA

$114K/yr

Meta is hiring ASIC EDA Infrastructure Engineers within our Infrastructure ASIC organization. We ... Experience with RTL design using SystemVerilog or other HDL About Meta: Meta builds technologies ...

Conductor

ASIC Design Engineer

San Francisco, CA · On-site

$130 - $210/hr

We're looking for ASIC design engineers to contribute to and own blocks in the development of the A-0 and A-1 wafer products, across both the XPU, memory chiplet and other dies on the wafer. Ideal ...

TenX Semi

Chip Design Engineer

San Francisco, CA · On-site

$140 - $210/hr

Design RTL for Customer Projects : Implement RTL for strategic customer engagements. You will write clean, synthesizable, timing-aware Verilog/SystemVerilog. * Optimize for PPA : Analyze and optimize ...

Apple

PHY Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of ... Excellent knowledge and experience of ASIC verification flows including test bench development ...

next page

Showing results 1-20

All JobsContractual Asic Rtl Design Engineer JobsContractual Asic Rtl Design Engineer Jobs in Berkeley, CA

Contractual Asic Rtl Design Engineer information

See Berkeley, CA salary details

$115.1K

$183.9K

$247.3K

How much do contractual asic rtl design engineer jobs pay per year?

As of Sep 5, 2026, the average yearly pay for contractual asic rtl design engineer in Berkeley, CA is $183,905.00, according to ZipRecruiter salary data. Most workers in this role earn between $161,000.00 and $220,400.00 per year, depending on experience, location, and employer.

What is the difference between Contractual Asic Rtl Design Engineer vs Digital IC Design Engineer?

AspectContractual Asic Rtl Design EngineerDigital IC Design Engineer
CredentialsBachelor's/Master's in Electrical Engineering or Computer EngineeringBachelor's/Master's in Electrical Engineering or Computer Engineering
Work EnvironmentContract-based, project-specific, often in semiconductor or tech companiesFull-time or contract, working on digital integrated circuit design
Industry UsageCommon in semiconductor, electronics, and tech firms for ASIC developmentUsed across semiconductor, consumer electronics, and communication industries

Both roles require similar educational backgrounds and work in related environments, focusing on digital circuit design. The main difference is that Contractual Asic Rtl Design Engineers typically work on specific ASIC projects on a contractual basis, while Digital IC Design Engineers may have broader responsibilities in digital chip development, often in full-time roles.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Berkeley, CA?

The most popular types of Asic Rtl Design Engineer jobs in Berkeley, CA are:

What are popular job titles related to Contractual Asic Rtl Design Engineer jobs in Berkeley, CA?

For Contractual Asic Rtl Design Engineer jobs in Berkeley, CA, the most frequently searched job titles are:

What job categories do people searching Contractual Asic Rtl Design Engineer jobs in Berkeley, CA look for?

The top searched job categories for Contractual Asic Rtl Design Engineer jobs in Berkeley, CA are:

What cities near Berkeley, CA are hiring for Contractual Asic Rtl Design Engineer jobs?

Cities near Berkeley, CA with the most Contractual Asic Rtl Design Engineer job openings:

Contractual Asic Rtl Design Engineer jobs near you
Infographic showing various Contractual Asic Rtl Design Engineer job openings in Berkeley, CA as of August 2026, with employment types broken down into 94% Full Time, and 6% Part Time. Highlights an 89% In-person, and 11% Remote job distribution, with an average salary of $183,905 per year, or $88.4 per hour.

Lead ASIC RTL Design Engineer

4 Staffing Corp

San Francisco, CA • On-site, Remote

Full-time

This job post has expired today. Applications are no longer accepted.

Job description

About the job Lead ASIC RTL Design Engineer

Lead ASIC RTL Design Engineer - Remote (U.S.) - No visa sponsorship

Role Summary
Our client, a leader in AI Compute is seeking a senior-level ASIC design engineer to drive the development of high-performance silicon components used in advanced compute platforms. This individual will take ownership of key IP blocks from early architectural definition through RTL delivery and signoff, working closely with cross-functional teams to meet aggressive performance, power, and area goals. The role combines hands-on design work with technical leadership and mentorship.

Core Responsibilities

Architecture & RTL Development

  • Define microarchitecture for complex subsystems and document design specifications
  • Implement high-quality, reusable RTL in System Verilog with clear interface definitions and design intent
  • Incorporate assertions and design-for-debug features within RTL

Design Ownership & Implementation

  • Lead front-end design activities including linting, clock/reset domain analysis, and synthesis readiness
  • Collaborate with physical design teams on floor planning, timing closure, and implementation tradeoffs
  • Take responsibility for achieving performance, power, and area (PPA) targets for assigned blocks

High-Speed Interfaces & Memory Systems

  • Design and integrate high-bandwidth interfaces and interconnects (e.g., AMBA-based protocols, coherent fabrics)
  • Work on memory subsystem integration, including external DRAM and high-throughput memory solutions
  • Coordinate with internal teams and third-party IP providers to ensure proper integration and functionality

Engineering Processes & Tooling

  • Establish and maintain RTL design standards, reusable components, and signoff criteria
  • Contribute to automation and workflow improvements using scripting and build systems (Python, Tcl, CI pipelines)

Collaboration & System Integration

  • Partner with verification teams on test planning, coverage goals, and model alignment
  • Work with architecture and performance engineering to validate design intent against system-level expectations
  • Support silicon bring-up, debugging, and downstream customer or system integration efforts

Technical Leadership

  • Mentor less experienced engineers and provide guidance on design best practices
  • Lead design reviews and help drive key technical decisions across teams
  • Advocate for scalable, efficient, and high-quality engineering solutions

Basic Qualifications

  • Bachelor's or Master's degree in Electrical or Computer Engineering (or similar field)
  • 8+ years of experience in ASIC or SoC RTL design for complex, high-speed devices
  • Demonstrated experience delivering designs from concept through RTL implementation and tape out readiness
  • Strong System Verilog expertise, including clocking strategies, reset design, and domain crossing considerations
  • Hands-on experience with front-end design tools and flows (linting, CDC analysis, synthesis, timing analysis, DFT)
  • Familiarity with multiple high-speed technologies such as memory interfaces, interconnect protocols, or compute data paths
  • Strong communication skills with the ability to lead technical discussions and document designs clearly

Preferred Experience

  • Exposure to AI/ML hardware or high-performance compute architectures
  • Knowledge of formal verification techniques and assertion-based design
  • Experience with power optimization methods (e.g., clock gating, power intent formats like UPF/CPF)
  • Familiarity working alongside verification environments (UVM, Python-based frameworks, or similar)
  • Understanding of modern processor subsystems, coherence models, or custom tool flows

Apply