DFT Engineer
Lansing, MI · On-site
$65 - $130/hr
Opportunity for advancement DFT Engineer (Design for Test) Location: Santa Clara, CA (Onsite ... Design and implement DFT architecture for ASIC and SoC designs. * Develop and integrate Scan ...
Lansing, MI · On-site
$65 - $130/hr
Opportunity for advancement DFT Engineer (Design for Test) Location: Santa Clara, CA (Onsite ... Design and implement DFT architecture for ASIC and SoC designs. * Develop and integrate Scan ...
Lansing, MI · On-site
$65 - $130/hr
Opportunity for advancement DFT Engineer (Design for Test) Location: Santa Clara, CA (Onsite ... Design and implement DFT architecture for ASIC and SoC designs. * Develop and integrate Scan ...
Senior ASIC DFT CDC Constraints Engineer Location: Milpitas, CA - Remote Contract Term: Contract * Senior Clock Domain Crossing (CDC) Contractor to support our engineering team. * This is critical ...
Senior ASIC DFT CDC Constraints Engineer Location: Milpitas, CA - Remote Contract Term: Contract * Senior Clock Domain Crossing (CDC) Contractor to support our engineering team. * This is critical ...
Santa Clara, CA · On-site
DFT Engineer Location: Santa Clara, CA Required Skills & Qualifications • 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs • Strong understanding of DFT fundamentals ...
Santa Clara, CA · On-site
DFT Engineer Location: Santa Clara, CA Required Skills & Qualifications • 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs • Strong understanding of DFT fundamentals ...
Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience. * 8 years of experience with Design for Test (DFT). * Experience with DFT EDA Tools (e.g., Tessent ...
New
Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience. * 8 years of experience with Design for Test (DFT). * Experience with DFT EDA Tools (e.g., Tessent ...
New
San Diego, CA · On-site
$140K - $210K/yr
Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology ... The Digital ASIC Design Team is currently seeking candidates who will be responsible for the ...
San Diego, CA · On-site
$140K - $210K/yr
Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology ... The Digital ASIC Design Team is currently seeking candidates who will be responsible for the ...
Santa Clara, CA · On-site
Required Skills & Qualifications: * 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC ... Bachelor of Engineering (BE)
Santa Clara, CA · On-site
Required Skills & Qualifications: * 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC ... Bachelor of Engineering (BE)
Drive quality improvements in ASIC DFT/DFM and ATPG validation methodology, capability/flow, and ... Bachelor's degree in Electrical Engineering, Computer Engineering, or STEM-related field * 3+ years ...
Drive quality improvements in ASIC DFT/DFM and ATPG validation methodology, capability/flow, and ... Bachelor's degree in Electrical Engineering, Computer Engineering, or STEM-related field * 3+ years ...
We are seeking an experienced DFT Engineer to join a high-performing ASIC/SoC engineering team. In this role, you will be responsible for designing and implementing Design-for-Test (DFT) solutions ...
We are seeking an experienced DFT Engineer to join a high-performing ASIC/SoC engineering team. In this role, you will be responsible for designing and implementing Design-for-Test (DFT) solutions ...
$165K - $241K/yr
Your Impact You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of ...
$165K - $241K/yr
Your Impact You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of ...
Drive quality improvements in ASIC DFT/DFM and ATPG validation methodology, capability/flow, and ... Bachelor's degree in Electrical Engineering, Computer Engineering, or STEM-related field * 3+ years ...
Drive quality improvements in ASIC DFT/DFM and ATPG validation methodology, capability/flow, and ... Bachelor's degree in Electrical Engineering, Computer Engineering, or STEM-related field * 3+ years ...
Drive quality improvements in ASIC DFT/DFM and ATPG validation methodology, capability/flow, and ... Bachelor's degree in Electrical Engineering, Computer Engineering, or STEM-related field * 3+ years ...
Drive quality improvements in ASIC DFT/DFM and ATPG validation methodology, capability/flow, and ... Bachelor's degree in Electrical Engineering, Computer Engineering, or STEM-related field * 3+ years ...
We are seeking an experienced DFT Engineer to join a high-performing ASIC/SoC engineering team. In this role, you will be responsible for designing and implementing Design-for-Test (DFT) solutions ...
We are seeking an experienced DFT Engineer to join a high-performing ASIC/SoC engineering team. In this role, you will be responsible for designing and implementing Design-for-Test (DFT) solutions ...
Phoenix, AZ · On-site
Drive quality improvements in ASIC DFT/DFM and ATPG validation methodology, capability/flow, and ... Bachelor's degree in Electrical Engineering, Computer Engineering, or STEM-related field * 3+ years ...
Phoenix, AZ · On-site
Drive quality improvements in ASIC DFT/DFM and ATPG validation methodology, capability/flow, and ... Bachelor's degree in Electrical Engineering, Computer Engineering, or STEM-related field * 3+ years ...
San Jose, CA · On-site
$165K - $241K/yr
Your Impact You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of ...
San Jose, CA · On-site
$165K - $241K/yr
Your Impact You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of ...
Chandler, AZ · On-site
For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal ... Possess strong hands on working knowledge on ASIC DFT design and verification. * Experience in ...
Chandler, AZ · On-site
For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal ... Possess strong hands on working knowledge on ASIC DFT design and verification. * Experience in ...
Santa Clara, CA · On-site
Senior DFT Engineer [ATPG , MBIST, IO Test, Clock Verification] Location: Santa Clara, CA We are ... or ASIC designs • Strong understanding of DFT fundamentals including controllability ...
Santa Clara, CA · On-site
Senior DFT Engineer [ATPG , MBIST, IO Test, Clock Verification] Location: Santa Clara, CA We are ... or ASIC designs • Strong understanding of DFT fundamentals including controllability ...
$165K - $241K/yr
Your Impact You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of ...
$165K - $241K/yr
Your Impact You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of ...
Development of innovative DFT IP in collaboration with cross-functional teams inside and outside the company * Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner ...
Development of innovative DFT IP in collaboration with cross-functional teams inside and outside the company * Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner ...
Development of innovative DFT IP in collaboration with cross-functional teams inside and outside the company * Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner ...
Development of innovative DFT IP in collaboration with cross-functional teams inside and outside the company * Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner ...
Define and maintain the DFT architecture for Asimov and future ASIC generations. * Develop ... AI-enabled engineering * Leverage modern AI tools to improve engineering productivity, including ...
Define and maintain the DFT architecture for Asimov and future ASIC generations. * Develop ... AI-enabled engineering * Leverage modern AI tools to improve engineering productivity, including ...
$82.5K - $90.2K
4% of jobs
$90.2K - $98K
4% of jobs
$98K - $105.7K
0% of jobs
$105.7K - $113.4K
0% of jobs
$113.4K - $121.1K
0% of jobs
$121.1K - $128.9K
0% of jobs
$128.9K - $136.6K
4% of jobs
$136.6K - $144.3K
2% of jobs
$144.3K - $152K
0% of jobs
$152K - $159.8K
0% of jobs
$160.7K is the 25th percentile. Wages below this are outliers.
$159.8K - $167.5K
85% of jobs
$82.5K
$158.2K
$167.5K
| Aspect | Asic Dft Engineer | Asic Verification Engineer |
|---|---|---|
| Primary Focus | Design for Testability (DFT) implementation and validation | Functional verification of ASIC designs |
| Skills & Certifications | RTL design, DFT tools, scripting languages | Hardware description languages, verification methodologies |
| Work Environment | Design teams, DFT tool suites | Verification environments, simulation tools |
| Industry Usage | Semiconductor, electronics manufacturing | Semiconductor, electronics design companies |
While both roles are integral to ASIC development, Asic Dft Engineers focus on ensuring designs are testable and manufacturable, whereas Asic Verification Engineers concentrate on verifying the correctness of the design before fabrication.

Sourced by ZipRecruiter
It services
51 - 200 Employees
Hoffman Estates, IL, US
2017