Minneapolis, MN · On-site
$130K - $150K/yr
Physical Design Engineer (ASIC) Location: Minneapolis, MN (Onsite) Duration: Fulltime/Permanent ... Synopsys DFT Compiler * Synopsys IC Compiler2 * Synopsys TetraMAX * Tessent MemoryBIST * Ansys ...
Quick apply
Minneapolis, MN · On-site
$130K - $150K/yr
Physical Design Engineer (ASIC) Location: Minneapolis, MN (Onsite) Duration: Fulltime/Permanent ... Synopsys DFT Compiler * Synopsys IC Compiler2 * Synopsys TetraMAX * Tessent MemoryBIST * Ansys ...
The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP ... Refine solution by consulting with layout and DFT engineers to optimize area, performance and yield
The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP ... Refine solution by consulting with layout and DFT engineers to optimize area, performance and yield
The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP ... Refine solution by consulting with layout and DFT engineers to optimize area, performance and yield
The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP ... Refine solution by consulting with layout and DFT engineers to optimize area, performance and yield
... ASIC/digital design experience with at least one prior tape-out in a chip lead, design lead, or ... Experience with DFT strategy definition including scan insertion, ATPG planning, and boundary scan ...
... ASIC/digital design experience with at least one prior tape-out in a chip lead, design lead, or ... Experience with DFT strategy definition including scan insertion, ATPG planning, and boundary scan ...
| Aspect | Asic Dft Engineer | Asic Verification Engineer |
|---|---|---|
| Primary Focus | Design for Testability (DFT) implementation and validation | Functional verification of ASIC designs |
| Skills & Certifications | RTL design, DFT tools, scripting languages | Hardware description languages, verification methodologies |
| Work Environment | Design teams, DFT tool suites | Verification environments, simulation tools |
| Industry Usage | Semiconductor, electronics manufacturing | Semiconductor, electronics design companies |
While both roles are integral to ASIC development, Asic Dft Engineers focus on ensuring designs are testable and manufacturable, whereas Asic Verification Engineers concentrate on verifying the correctness of the design before fabrication.
For Asic Dft Engineer jobs in Minnesota, the most frequently searched job titles are:
The top searched job categories for Asic Dft Engineer jobs in Minnesota are:
Cities in Minnesota with the most Asic Dft Engineer job openings:
Minneapolis, MN • On-site
$130K - $150K/yr
Full-time
Re-posted 18 hours ago
Position: Physical Design Engineer (ASIC)
Location: Minneapolis, MN (Onsite)
Duration: Fulltime/Permanent
Job Description:
Physical Semiconductor Design Engineer: support development of digital, analog, mixed signal and high bandwidth communication circuits and products for aerospace, military and high temperature applications. Relevant circuits include ASIC library cells such as logic, registers, and I/O cells; memories; op amp, ADC, DAC, PLL, SERDES and DDR circuits and supporting digital functions.
KEY RESPONSIBILITIES
• Lead efforts to translate customer designs into ASIC technology (RTL to GDSII)
• Execute and address Floor-planning, Power grid design and deployment, achieve timing closure complying to timing constraints, harmonize DFT-insertion needs with physical design needs, configure for and pass physical verification requirements
• Present and participate in project phase gate reviews
• Prepare Documentation
Tools We Use:
• Synopsys Design Compiler
• Synopsys PrimeTime
• Synopsys DFT Compiler
• Synopsys IC Compiler2
• Synopsys TetraMAX
• Tessent MemoryBIST
• Ansys Redhawk
• Synopsys IC Validator
• Siemens Calibre
• Experience with digital IC design flow integration using Synopsys, Siemens and Ansys tools
• Strong scripting language skills – e.g., Perl, Shell, TCL, C
• Experience with Siemens Physical Verification tools and methods
• Strong technical problem-solving skills
• Windows OS and LINUX OS and Microsoft office suite tools proficiency
• Effective and clear communication skills and good ability to work with others
• Work accurately with excellent attention to detail
• Radiation effects analysis knowledge/experience
• Advanced node and SOI CMOS technology design experience
