1

Vlsi Physical Design Engineer Jobs (NOW HIRING)

Physical Design Engineer

San Jose, CA ยท On-site

$159K - $164K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Physical Design Engineer Location: San Jose, CA Experience: 5- 8 Years Duration: 12 ...

Physical Design Engineer

San Jose, CA ยท On-site

$159K - $164K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Physical Design Engineer Location: San Jose, CA Experience: 5- 8 Years Duration: 12 ...

We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself ... BSEE (MSEE preferred) or equivalent experience. * 8+ years of experience in large VLSI physical ...

We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself ... BSEE (MSEE preferred) or equivalent experience. * 8+ years of experience in large VLSI physical ...

Physical Design Methodology CAD Engineer

Austin, TX ยท On-site

$134K - $138K/yr

We are looking for passionate engineers to join our team. In this role, you will be impacting a ... of VLSI / Physical Design basics through previous coursework or internships Exposure to CAD Tool ...

Physical Design Engineer (7452)

San Jose, CA ยท On-site

$155K - $160K/yr

Join our dynamic Test Chip Physical Implementation team in San Jose, CA, and play a critical role ... This is an exciting opportunity for an engineer with a strong foundation in VLSI design, a passion ...

Physical Design Engineer (7452)

San Jose, CA ยท On-site

$155K - $160K/yr

Join our dynamic Test Chip Physical Implementation team in San Jose, CA, and play a critical role ... This is an exciting opportunity for an engineer with a strong foundation in VLSI design, a passion ...

GPU Physical Design Engineer

Austin, TX ยท On-site

$134K - $138K/yr

This role requires a mix of strategic engineering along with hands-on experience in physical design ... Experience or coursework with digital logic design, RTL, CMOS transistor logics or VLSI concepts.

GPU Physical Design Engineer

Austin, TX

$134K - $138K/yr

This role requires a mix of strategic engineering along with hands-on experience in physical design ... Experience or coursework with digital logic design, RTL, CMOS transistor logics or VLSI concepts.

GPU Physical Design Engineer

Austin, TX ยท On-site

$134K - $138K/yr

This role requires a mix of strategic engineering along with hands-on experience in physical design ... Experience or coursework with digital logic design, RTL, CMOS transistor logics or VLSI concepts.

Showing results 21-40

Vlsi Physical Design Engineer information

See salary details

$95K

$141.5K

How much do vlsi physical design engineer jobs pay per year?

As of Aug 22, 2026, the average yearly pay for vlsi physical design engineer in the United States is $139,408.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $140,000.00 per year, depending on experience, location, and employer.

What is a VLSI physical design engineer?

A VLSI Physical Design Engineer is responsible for transforming digital circuit designs into a physical layout that can be manufactured on silicon. They work on placement, routing, clock tree synthesis, timing closure, power optimization, and design rule checks. Their role ensures that the design meets performance, power, and area requirements while complying with fabrication constraints.

What are the key skills and qualifications needed to thrive as a VLSI physical design engineer?

A VLSI Physical Design Engineer should have a strong background in electrical engineering, digital electronics, and deep knowledge of ASIC/FPGA design and physical design flow, generally supported by a relevant bachelor's or master's degree. Familiarity with EDA tools such as Cadence, Synopsys, or Mentor Graphics, as well as scripting skills in TCL, Perl, or Python is crucial, and certifications in VLSI design are a plus. Excellent problem-solving abilities, communication skills, and the ability to collaborate effectively with cross-functional teams are important soft skills. These competencies ensure the engineer can manage complex design challenges, optimize chip performance, and deliver high-quality results in fast-paced semiconductor environments.

What are some typical challenges faced by VLSI physical design engineers, and how can I prepare for them?

VLSI Physical Design Engineers often encounter challenges such as managing tight timing constraints, optimizing power and area, and addressing design rule violations during the layout process. You may also need to troubleshoot tool-related issues or coordinate with logic, verification, and manufacturing teams to meet project milestones. To prepare, it's helpful to strengthen your understanding of physical verification, develop scripting skills for process automation, and stay current with the latest advancements in EDA tools. Being proactive in cross-team communication and problem-solving will help you address these challenges effectively and contribute to successful silicon tapeouts.

More about Vlsi Physical Design Engineer jobs

What cities are hiring for Vlsi Physical Design Engineer jobs?

Cities with the most Vlsi Physical Design Engineer job openings:

What states have the most Vlsi Physical Design Engineer jobs?

States with the most job openings for Vlsi Physical Design Engineer jobs include:

What job categories do people searching Vlsi Physical Design Engineer jobs look for?

The top searched job categories for Vlsi Physical Design Engineer jobs are:

Infographic showing various Vlsi Physical Design Engineer job openings in the United States as of August 2026, with employment types broken down into 1% As Needed, 76% Full Time, 18% Part Time, 1% Temporary, 3% Contract, and 1% Nights. Highlights an 97% Physical, 1% Hybrid, and 2% Remote job distribution, with an average salary of $139,408 per year, or $67 per hour.

Physical Design Engineer

Insilico

San Jose, CA โ€ข On-site

$159K - $164K/yr

Full-time

Re-posted 4 days ago


Job description

Company Description

Insilico is an End-to-End specialized VLSI, Embedded Design & Software services and solutions company. It operates in the "Compute" & "Connectivity" space.
Insilico is founded by industry veterans, who are strong leaders and practitioners with diverse experience in all the relevant aspects of technology and execution. The management and its entire team, handpicked from among the best talents in the industry, can adapt to the evolving technologies and growing market challenges internationally. Insilico has very flexible business models to suit a plethora of client needs.
With a current clientele of top semiconductor companies, Insilico has a wide and diversified spectrum of service offerings in expansive domains within the ambit of Embedded Design & Software, and in almost all areas of VLSI design, from Spec-to-Silicon, on a wide range of ASICs & CPUs/GPUs in all the latest technologies, including 7nm.
Being an integral part of a larger business eco-system, Insilico has the foundation of strong financials, validated processes, robust infrastructure and a global network of reputable clientele.
Insilico's service portfolio caters to products that empower the world of Communication, Networking, CPU/Servers, Automobile, Bio-Medicals, Consumer Electronics and a wide range of IOTs.
Headquartered in the US, it has operations in India & APAC.

Job Description

Job Title:ย ย ย ย ย ย ย ย ย ย ย ย ย  Physical Design Engineer

Location:ย ย ย ย ย ย ย ย ย ย ย ย ย  San Jose, CA

Experience: ย  ย  ย  ย ย  5- 8 Years

Duration:ย ย ย ย ย ย ย ย ย ย ย ย ย  12 Months

Open for W2 candidates - OPT, L2 EAD, GC, Citizen, H1 Transfer

Job Description:

  • Experience with ICC Route edits through scripting (tcl to solve many systematic issue)
  • Extensively fixed DRC issues in ICC manually
  • Written good number of scripts to fix DRCs in ICC
  • Used Caliber extensively to debug DRCs








Additional Information

All your information will be kept confidential according to EEO guidelines.