ZipRecruiter

Log In

1

Vlsi Design Internship Jobs (NOW HIRING)

TSMC

Senior Physical Design Engineer(7051)

San Jose, CA · On-site

$155K - $160K/yr

In depth knowledge of hardware design courses including VLSI design, digital integrated circuits ... Experiences in research projects or internship related to RTL coding, synthesis, digital design and ...

Apple

Physical Design Methodology CAD Engineer

Austin, TX · On-site

$134K - $138K/yr

... VLSI / Physical Design basics through previous coursework or internships Exposure to CAD Tool, CAD flow or PD methodology. Understanding of some of the analysis involved in Physical Design ...

Apple

Physical Design Methodology CAD Engineer

Austin, TX · On-site

$134K - $138K/yr

... VLSI / Physical Design basics through previous coursework or internships Exposure to CAD Tool, CAD flow or PD methodology. Understanding of some of the analysis involved in Physical Design ...

Apple

GPU Physical Design Engineer, STA/Timing

Austin, TX

$134K - $138K/yr

An internship or prior work experience in timing closure or physical design. Experience working ... logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ...

Apple

GPU Physical Design Engineer, STA/Timing

Austin, TX · On-site

$134K - $138K/yr

... logics or VLSI concepts. Experience with scripting languages such as TCL, Python, Perl, shell ... An internship or prior work experience in timing closure or physical design. Experience working ...

next page

Showing results 1-20

All JobsVlsi Design Internship Jobs

Vlsi Design Internship information

See salary details

$9

$19

$36

How much do vlsi design internship jobs pay per hour?

As of Jul 4, 2026, the average hourly pay for vlsi design internship in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a VLSI Design Intern, and why are they important?

To thrive as a VLSI Design Intern, a solid understanding of digital electronics, CMOS fundamentals, and basic circuit design—often supported by coursework in electrical or electronics engineering—is essential. Familiarity with hardware description languages like Verilog or VHDL, as well as tools such as Cadence or Synopsys, is typically required. Strong problem-solving, attention to detail, and the ability to collaborate effectively are standout soft skills for this role. These abilities are crucial for designing reliable integrated circuits, troubleshooting complex issues, and contributing to fast-paced engineering teams.

What are some common challenges faced during a VLSI Design Internship, and how can interns effectively overcome them?

VLSI Design Interns often encounter challenges such as mastering complex design tools (like Cadence or Synopsys), understanding intricate circuit architectures, and managing tight project deadlines. To overcome these, interns should proactively seek guidance from mentors, participate in team discussions, and make use of available documentation and tutorials. Developing strong problem-solving skills, being open to feedback, and collaborating closely with team members are key strategies to thrive during the internship and contribute effectively to the design process.

What is a VLSI Design Internship?

A VLSI Design Internship is a temporary training position focused on Very Large Scale Integration (VLSI) technology, where students or recent graduates work with experienced engineers to learn about designing integrated circuits and semiconductor devices. Interns typically assist in tasks such as schematic design, simulation, verification, and layout of microchips using specialized hardware description languages and electronic design automation (EDA) tools. This internship provides hands-on experience with the end-to-end chip design process and an understanding of current industry standards. It is an excellent opportunity for those interested in a career in electronics, semiconductor, or computer hardware engineering to gain practical skills and industry exposure.

What is the difference between Vlsi Design Internship vs Vlsi Design Engineer?

AspectVlsi Design InternshipVlsi Design Engineer
CredentialsTypically students or recent graduates, pursuing relevant degreesProfessional degree (B.Tech, M.Tech) in Electrical/Electronic Engineering or related fields
Work EnvironmentInternship programs, often in corporate R&D or design teamsFull-time employment in design teams, project development, and implementation
ResponsibilitiesLearning, assisting in design tasks, gaining industry experienceDesign, verification, and implementation of VLSI chips and systems

In summary, a Vlsi Design Internship is a temporary learning position for students to gain industry exposure, while a Vlsi Design Engineer is a full-time professional responsible for designing and developing VLSI chips. Internships focus on training and skill development, whereas engineering roles involve active project execution and responsibility.

More about Vlsi Design Internship jobs
What cities are hiring for Vlsi Design Internship jobs? Cities with the most Vlsi Design Internship job openings:
What are the most commonly searched types of Vlsi Design jobs? The most popular types of Vlsi Design jobs are:
What states have the most Vlsi Design Internship jobs? States with the most job openings for Vlsi Design Internship jobs include:
What job categories do people searching Vlsi Design Internship jobs look for? The top searched job categories for Vlsi Design Internship jobs are:
Vlsi Design Internship jobs near you
Senior Physical Design Engineer(7051)

Senior Physical Design Engineer(7051)

TSMC

San Jose, CA • On-site

$155K - $160K/yr

Full-time

Posted 9 days ago

TSMC rating

8.4

Company rating: 8.4 out of 10

Based on 20 frontline employees who took The Breakroom Quiz

22nd of 141 rated electronics manufacturers

Job description

Overview of Role
As a Senior Physical Design Engineer, you will be responsible for the physical design implementation PnR run, Performance/Power/Area (PPA) comparison, congestion & DRC analysis, and design optimization. You may also do synthesis, debugging & data analysis, scripting, STA or timing analysis. You will be reporting to Manager of Advanced Chip implementation team at its San Jose Design Center, California and joining a team of engineers dedicated to pushing the envelope for the world's leading semiconductor company. We are currently operating in a hybrid work schedule with 4 days in office.
Responsibilities
  • Responsible for the physical implementation on TSMC's most advanced process nodes.
  • Netlist-to-GDS flow including block/soc-level placement, clock tree synthesis, routing, and design optimization.
  • Evaluate flow and methodologies to optimize power, performance, and area (PPA).
  • Analyze standard cell library utilization and route congestion data.
  • CAD development including customizing design flows and creating comparison tables using scripting language such as TCL, Python, Perl and Shell.

Minimum Qualifications
  • Master's degree in Electrical Engineering or Computer Science with a minimum of 4 years of relevant industry experience.
  • In depth knowledge of hardware design courses including VLSI design, digital integrated circuits, logic design, design for testing, computer architecture, and digital design automation.
  • Knowledge on physical design implementation flows, auto placement and routing (APR), static timing analysis (STA), layout design, physical design verification (PDV), IREM signoff, and CAD development.
  • Experiences in research projects or internship related to RTL coding, synthesis, digital design and testing, physical implementation or design verification
  • In depth knowledge of major EDA tools/design flows.
  • Experience in Python/Perl/TCL language programming and CSH script.
  • Ability to work regularly at a customer site in the South Bay area.

Preferred Qualifications
  • Able to independently complete Netlist-GDS P&R.
  • Excellent communication skills and strong problem-solving skills.
  • Positive, Active, Collaborative, Self-motivated, Adaptable and Flexible.
  • TSMC N16 and below technology.
  • Experience in software programming is a plus.

Company Description
As a trusted technology and capacity provider, TSMC is driven by the desire to be:
  • The world's leading dedicated semiconductor foundry
  • The technology leader with a strong reputation for manufacturing excellence
  • Advancing semiconductor manufacturing innovations to enable the future of technology

TSMC pioneered the pure-play foundry business model when it was founded in 1987 and has been the world's leading dedicated semiconductor foundry ever since. The Company supports a thriving ecosystem of global customers and partners with the industry's leading process technologies and a portfolio of design enablement solutions to unleash innovation for the global semiconductor industry. With global operations spanning Asia, Europe, and North America, TSMC serves as a committed corporate citizen around the world. In North America, TSMC has a strong sales and service organization that works with customers by helping them achieve silicon success with cutting-edge technologies and manufacturing excellence. The Company has continued to accelerate its R&D investment and staffing in recent years and is expanding its manufacturing footprint to support customer innovation with 3D IC technologies and optimal manufacturing capacity.
Diversity statement
TSMC Technology, Inc. is committed to employing a diverse workforce and provides Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, or any other characteristic protected by applicable law.
TSMC is an equal opportunity employer prizing diversity and inclusion. We are committed to treating all employees and applicants for employment with respect and dignity. If you require reasonable accommodation due to a disability during the application or the recruiting process, please feel free to notify us at G_Accommodations@tsmc.com. TSMC confirms to all applicants its commitment to meet TSMC's obligations under applicable employment law. Reasonable accommodations will be determined on a case-by-case basis.
For positions requiring access to technical data subject to export control regulations, including Export Administration Regulations, TSMC Technology, Inc. may have to obtain export licensing approval from the U.S. Government for certain individuals. All employment is contingent upon TSMC Technology, Inc. obtaining any export license or other approval that may be required by the U.S. Government.
Pay Transparency Statement
At TSMC, your base pay is only part of your overall total compensation package. At the time of this posting, this role typically pays a base salary between $108,000/yr and $167,500/yr. The range displayed reflects the minimum and maximum target for new hires. Actual pay may be more or less than the posted range. Factors that influence pay include the individual's skills, qualifications, education, experience and the position level and location.
TSMC's total compensation package consists of market competitive pay, allowances, bonuses and comprehensive benefits. We also offer extensive development opportunities and programs.
Date: Jun 14, 2026
Country/Region: US
City: San Jose
Company: TSMC Technology, Inc.

What TSMC employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply