1

Vice President Design Verification Engineer Jobs

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to ...

Design Verification Engineer

San Diego, CA · On-site

$144K - $176K/yr

As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems. Working on ...

Design Verification Engineer

San Jose, CA · On-site

$159K - $194K/yr

We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects, designers, and vendors to ensure that all our architecture requirements are met in the ...

Design Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High Possibility of an extension) Senior DV engineer responsible for defining and implementing verification methodology and ...

Design Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High Possibility of an extension) Senior DV engineer responsible for defining and implementing verification methodology and ...

SUMMARY OF POSITION The Vice President, Design is a senior creative leader responsible for ... Work with CCO and Creative Leadership to drive and develop department programming, including ...

Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems.

Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems.

Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems.

Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems.

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job within Apple's Hardware Technology and we'd love ...

Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

We have an opportunity for an outstandingly hardworking design verification engineer. As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming ...

Design Verification Engineer

Cupertino, CA · On-site

$167K - $204K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job within Apple's Hardware Technology and we'd love ...

SOC Design Verification Engineer

Dallas, TX · On-site

$127K - $156K/yr

SOC Design Verification Engineer Location: Redmond, WA (Onsite) Duration: 10 Months Minimum Qualifications • Track record of 'first-pass success' in ASIC development cycles. • Bachelor's degree ...

SOC Design Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

We are seeking an experienced SoC Design Verification Engineer with a strong background in UVM-based verification and SystemVerilog to join our dynamic engineering team. The ideal candidate will have ...

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking for an experienced verification engineer ...

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking for an experienced verification engineer ...

next page

Showing results 1-20

Vice President Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do vice president design verification engineer jobs pay per year?

As of Jun 8, 2026, the average yearly pay for vice president design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What is the difference between Vice President Design Verification Engineer vs Senior Design Verification Engineer?

AspectVice President Design Verification EngineerSenior Design Verification Engineer
CredentialsTypically requires a master's or PhD in Electrical Engineering or Computer Science, with extensive industry experienceBachelor's or master's degree in related field, with several years of verification experience
Work EnvironmentExecutive leadership, strategic planning, cross-department collaborationHands-on verification tasks, test plan development, simulation and debugging
Industry UsageUsed in large tech and semiconductor companies at an executive levelCommon in semiconductor, electronics, and hardware design companies

The Vice President Design Verification Engineer focuses on strategic oversight and leadership at an executive level, while the Senior Design Verification Engineer handles detailed verification tasks and technical execution. Both roles require strong technical backgrounds, but differ in scope and responsibilities.

What are the main challenges a Vice President Design Verification Engineer faces when leading large verification teams across multiple projects?

One of the main challenges in this role is ensuring alignment and consistency in verification methodologies across diverse project teams, often distributed globally. Balancing resource allocation, maintaining high-quality standards, and managing tight project timelines are also significant responsibilities. Additionally, fostering effective collaboration between design, verification, and software teams is essential to quickly resolve issues and achieve project milestones. Strong leadership and communication skills are crucial for driving innovation while maintaining operational excellence.

What does a Vice President Design Verification Engineer do?

A Vice President Design Verification Engineer is a senior executive responsible for overseeing the verification of electronic design projects, ensuring that hardware and integrated circuits meet all functional and quality requirements before production. They lead teams of engineers, set verification strategies, and manage processes to identify and fix design flaws early in the development cycle. Additionally, they collaborate with other executive leaders to align verification goals with overall business objectives and technological advancements. Their role is critical in ensuring the reliability, performance, and compliance of complex electronic systems.

What are the key skills and qualifications needed to thrive as a Vice President Design Verification Engineer, and why are they important?

To thrive as a Vice President Design Verification Engineer, you need extensive experience in hardware design verification, a strong background in electrical engineering or a related field, and leadership capabilities, often supported by an advanced degree. Proficiency with verification methodologies such as UVM, SystemVerilog, formal verification tools, and project management systems is typically required. Exceptional communication, strategic thinking, and team leadership are critical soft skills that set outstanding candidates apart. These skills and qualities ensure rigorous product validation, efficient team performance, and successful delivery of complex semiconductor projects.
What cities are hiring for Vice President Design Verification Engineer jobs? Cities with the most Vice President Design Verification Engineer job openings:
What are the most commonly searched types of Design Verification Engineer jobs? The most popular types of Design Verification Engineer jobs are:
What states have the most Vice President Design Verification Engineer jobs? States with the most job openings for Vice President Design Verification Engineer jobs include:
Infographic showing various Vice President Design Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 50% Full Time, and 50% Contract. Highlights an 100% In-person job distribution, with an average salary of $149,150 per year, or $71.7 per hour.
Design Verification Engineer

Design Verification Engineer

Mythic

Palo Alto, CA

$120K - $225K/yr

Full-time

Posted 3 days ago


Job description

We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life.

About Us:
Mythic is building the future of AI computing with breakthrough analog technology that delivers 100× the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications - whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from –40 °C to +125 °C, making it ideal for industrial, automotive, aerospace, and defense.

We’ve raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.

The salary range for this position is $120,000–$225,000+ annually. Actual compensation depends on experience, skills, qualifications, and location.

Design Verification at Mythic:
At Mythic, our Design Verification (DV) team is central to ensuring the correctness and reliability of our custom dataflow architecture that is the backbone of our chip design. DV engineers collaborate with many teams, including RTL design, architecture modeling, custom analog IP, compiler, emulation and post-silicon to ensure the full system operates as intended. Because today’s AI workloads are too large and intricate to be fully verified in hardware alone, our team takes creative and rigorous approaches—combining simulation, modeling, and innovative verification strategies—to prove that neural networks will function correctly and efficiently. We welcome engineers at all levels of experience who are eager to tackle challenging verification problems and contribute to the success of our breakthrough AI hardware.
Responsibilities
  • Hands on system-level and block-level verification.
  • Development of test plans and coverage plans.
  • Testbench development and execution using UVM or other advanced DV methodologies.
  • Creation of verification infrastructure and flows.
  • Leverage architecture models and emulation environments to help verify large AI network functionality on the design.
  • Further responsibilities will depend on background and skills.
Requirements
  • Bachelor’s, Master’s, or Ph.D. degree in Electrical Engineering, Computer Engineering, or Computer Science.
  • 3+ years of industry experience developing verification testbenches.
  • Knowledge of verification methodologies.
  • Knowledge of computer architecture.
  • Understanding of Verilog, SystemVerilog, and UVM.
  • Proven track record of first-pass silicon success.
  • Strong communication skills, both written and spoken.
At Mythic, we foster a collaborative and respectful environment where people can do their best work. We hire smart, capable individuals, provide the tools and support they need, and trust them to deliver. Our team brings a wide range of experiences and perspectives, which we see as a strength in solving hard problems together. We value professionalism, creativity, and integrity, and strive to make Mythic a place where every employee feels they belong and can contribute meaningfully.