Principal ASIC Design Engineer
$180K - $210K/yr
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of front-end ASIC design, including RTL implementation and verification of complex logic blocks. You will ...
$180K - $210K/yr
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of front-end ASIC design, including RTL implementation and verification of complex logic blocks. You will ...
$180K - $210K/yr
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of front-end ASIC design, including RTL implementation and verification of complex logic blocks. You will ...
Apple's Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom SoCs that drive the performance ...
Apple's Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom SoCs that drive the performance ...
Apple's Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom SoCs that drive the performance ...
Apple's Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom SoCs that drive the performance ...
San Jose, CA · On-site
$180K - $210K/yr
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of front-end ASIC design, including RTL implementation and verification of complex logic blocks. You will ...
San Jose, CA · On-site
$180K - $210K/yr
About the Role As a Principal ASIC Design Engineer, you will be responsible for all aspects of front-end ASIC design, including RTL implementation and verification of complex logic blocks. You will ...
San Francisco, CA · On-site
ASIC Design Engineer Responsibilities: * Define and bring up FPGA platforms for pre-silicon validation and software development * Map ASIC RTL to FGPA while minimizing code base differences * Create ...
Quick apply
San Francisco, CA · On-site
ASIC Design Engineer Responsibilities: * Define and bring up FPGA platforms for pre-silicon validation and software development * Map ASIC RTL to FGPA while minimizing code base differences * Create ...
Austin, TX · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
Quick apply
Austin, TX · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
Austin, TX · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
Austin, TX · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
Boulder, CO · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
Boulder, CO · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
NVIDIA is seeking ASIC Design Engineers to implement the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company ...
NVIDIA is seeking ASIC Design Engineers to implement the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company ...
Boulder, CO · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
Boulder, CO · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
San Jose, CA · On-site
$165K - $241K/yr
Experience with ASIC design flows including simulation, synthesis, and static timing analysis ... Proficiency in engineering scripting and automation (Python, Perl, TCL, shell). * Experience with ...
San Jose, CA · On-site
$165K - $241K/yr
Experience with ASIC design flows including simulation, synthesis, and static timing analysis ... Proficiency in engineering scripting and automation (Python, Perl, TCL, shell). * Experience with ...
Austin, TX · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
Austin, TX · On-site
$180K - $220K/yr
... engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or more complete ASIC design cycles. * Experience porting designs from FPGA prototypes to ASICs * Proficiency ...
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity ...
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity ...
Qualifications * Bachelor's degree in electrical engineering, or related Sciences * 6+ years of experience in ASIC design * Experience and understanding of ASIC design flow: Architecture ...
Qualifications * Bachelor's degree in electrical engineering, or related Sciences * 6+ years of experience in ASIC design * Experience and understanding of ASIC design flow: Architecture ...
$165K - $241K/yr
YOUR IMPACT Define, design and take end to end Front-End ownership of ASIC subsystems to be deployed in a range of Cisco platforms. Contribute to a multi-disciplined engineering team to meet the ...
$165K - $241K/yr
YOUR IMPACT Define, design and take end to end Front-End ownership of ASIC subsystems to be deployed in a range of Cisco platforms. Contribute to a multi-disciplined engineering team to meet the ...
ASIC/RTL Design Engineer Location: San Jose, CA Duration : 12 months plus JOB DUTIES: The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA ...
ASIC/RTL Design Engineer Location: San Jose, CA Duration : 12 months plus JOB DUTIES: The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA ...
$200K - $285K/yr
PRINCIPAL ASIC DESIGN ENGINEER (STARSHIELD) Starshield leverages SpaceX's Starlink technology and launch capability to support national security efforts. While Starlink is designed for consumer and ...
$200K - $285K/yr
PRINCIPAL ASIC DESIGN ENGINEER (STARSHIELD) Starshield leverages SpaceX's Starlink technology and launch capability to support national security efforts. While Starlink is designed for consumer and ...
ASIC Design Engineer (eInfochips) Role: Asic Design Engineer Location: Mountain View CA (Remote) Note: Seeking candidate with Fusion Compiler and Scripting experince. What candidate will Be Doing:
ASIC Design Engineer (eInfochips) Role: Asic Design Engineer Location: Mountain View CA (Remote) Note: Seeking candidate with Fusion Compiler and Scripting experince. What candidate will Be Doing:
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity ...
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity ...
Austin, TX · On-site +1
ASIC Design Engineer (eInfochips) Role: Asic Design Engineer Location: Mountain View CA (Remote) Note: Seeking candidate with Fusion Compiler and Scripting experince. What candidate will Be Doing:
Austin, TX · On-site +1
ASIC Design Engineer (eInfochips) Role: Asic Design Engineer Location: Mountain View CA (Remote) Note: Seeking candidate with Fusion Compiler and Scripting experince. What candidate will Be Doing:
$43.5K - $64.8K
1% of jobs
$64.8K - $86K
5% of jobs
$86K - $107.3K
14% of jobs
$113.3K is the 25th percentile. Wages below this are outliers.
$107.3K - $128.6K
18% of jobs
The median wage is $142.2K / yr.
$128.6K - $149.9K
19% of jobs
$149.9K - $171.1K
14% of jobs
$180.2K is the 75th percentile. Wages above this are outliers.
$171.1K - $192.4K
11% of jobs
$192.4K - $213.7K
8% of jobs
$213.7K - $235K
4% of jobs
$235K - $256.2K
4% of jobs
$256.2K - $277.5K
2% of jobs
$43.5K
$157.5K
$277.5K
Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we deliver industry-leading solutions that power the next generation of cloud, AI, and hyperscale data centers.
Credo is pioneering a systems-level approach to connectivity, integrating hardware, software, and architecture to deliver holistic solutions. This strategy not only differentiates us in the market but also creates significant value for our customers by accelerating deployment, improving performance, and reducing complexity across their infrastructure.
At Credo, you'll be part of a team of world-class technologists and engineers that thrive on pushing the limits of what's possible for some of the world's most important companies. Our portfolio includes cutting edge solutions including our software,optical DSPs, PCIe/CXL products, SerDes IP, and advanced Active Electrical Cables(AECs) all designed for maximum performance, energy efficiency, and scalability.
We foster a culture oftechnical excellence, collaboration, and continuous learning, where your ideas can shape the future of connectivity. From silicon architects to systems engineers, every role at Credo contributes to solving real-world problems at scale.
Join us and help us architect the next generation of disruptive networking technologies - because at Credo, We Connect.
About the Role
As a Principal ASIC Design Engineer, you will be responsible for all aspects of front-end ASIC design, including RTL implementation and verification of complex logic blocks. You will collaborate with PD, DFT, STA, and integration teams to ensure successful tape-outs and work closely with system teams for chip bring-up and validation.
Responsibilities
Basic Qualifications
Preferred Qualifications
The base salary range for this position is $180,000 - $210,000 a year. The base salary ultimately offered is determined through a review of education, experience, training, skills, qualifications, and location. This position is also eligible for a discretionary bonus, equity and a full range of medical and other benefits.
Credo is an Equal Opportunity Employer. We are committed to creating an inclusive environment for all employees and welcome applicants from diverse backgrounds without regard to race, color, religion, gender, sex, sexual orientation, national origin, genetic information, age, disability, veteran status, or any other legally protected basis.
If you have a disability or special need that requires accommodation to navigate our website or complete the application process, email people@credosemi.com.