ZipRecruiter

Log In

1

Verilog Intern Jobs (NOW HIRING)

Astranis

FPGA Associate (Fall 2026)

San Francisco, CA

If you have not yet graduated from a four-year university, please apply to be an Intern. Role * RTL ... Proficiency with Verilog/SystemVerilog for synthesis * Don't meet them all? Not a problem. Please ...

Astranis

FPGA Associate (Fall 2026)

San Francisco, CA · On-site

$1.9K/wk

If you have not yet graduated from a four-year university, please apply to be an Intern. Role * RTL ... Proficiency with Verilog/SystemVerilog for synthesis * Don't meet them all? Not a problem. Please ...

next page

Showing results 1-20

All JobsVerilog Intern Jobs

Verilog Intern information

See salary details

$8

$17

$24

How much do verilog intern jobs pay per hour?

As of Jul 2, 2026, the average hourly pay for verilog intern in the United States is $17.04, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $19.23 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive in the Verilog Intern position, and why are they important?

To thrive as a Verilog Intern, you need a solid understanding of digital logic design, foundational knowledge of hardware description languages (HDLs) like Verilog, and typically a background in electrical or computer engineering. Familiarity with simulation tools such as ModelSim or Vivado, and basic experience in using version control systems like Git, are commonly expected. Strong problem-solving abilities, attention to detail, and collaborative communication set exceptional candidates apart. These skills are crucial for effectively contributing to design, simulation, and verification tasks in a team-oriented engineering environment.

What is a Verilog Intern job?

A Verilog Intern is typically a student or entry-level engineer who assists in designing, coding, and testing digital circuits using Verilog, a hardware description language (HDL). Their responsibilities may include writing testbenches, simulating circuits, and debugging design issues under the guidance of senior engineers. This role provides hands-on experience in FPGA or ASIC design and helps build a foundation in digital logic design, synthesis, and verification.

What types of projects or tasks can I expect to work on as a Verilog Intern?

As a Verilog Intern, you can expect to assist in the design, simulation, and verification of digital circuits using Verilog HDL. Your daily tasks might include writing and debugging Verilog code, running testbenches, analyzing simulation results, and collaborating with senior engineers to meet project requirements. You'll likely work as part of a team, participating in code reviews and learning industry best practices regarding hardware design and version control. This hands-on experience allows you to build technical proficiency while gaining insight into the hardware development lifecycle, setting a foundation for future roles in digital design.

More about Verilog Intern jobs
What cities are hiring for Verilog Intern jobs? Cities with the most Verilog Intern job openings:
What are the most commonly searched types of Verilog jobs? The most popular types of Verilog jobs are:
What states have the most Verilog Intern jobs? States with the most job openings for Verilog Intern jobs include:
What job categories do people searching Verilog Intern jobs look for? The top searched job categories for Verilog Intern jobs are:
Verilog Intern jobs near you
Infographic showing various Verilog Intern job openings in the United States as of June 2026, with employment types broken down into 62% Internship, 3% As Needed, and 35% Full Time. Highlights an 95% Physical, 2% Hybrid, and 3% Remote job distribution, with an average salary of $35,436 per year, or $17 per hour.
Analog/Mixed-Signal Engineer - SerDes (PhD Intern 2026)

Analog/Mixed-Signal Engineer - SerDes (PhD Intern 2026)

Astera Labs

Irvine, CA • On-site

$55 - $65/hr

Internship

This job post has expired today. Applications are no longer accepted.

Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company's custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Job Description:
As an Analog/Mixed-Signal IC Design Engineer Intern, you will be part of a key team designing sophisticated advanced node CMOS products. Your responsibilities will include developing and verifying circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, and CDRs to meet performance targets. You will also work on analog and clocking blocks for connectivity applications, using industry-standard tools like Spectre and MATLAB. The company seeks a highly motivated designer for this role
Basic Qualifications:
  • Pursuing a Master's or PhD degree in EE is preferred

Desired Experience:
  • Hands-on experience in designing high-speed mixed-signal circuits including ADC/DAC data converters, RX front-end, TX driver/serializer, low-jitter PLLs, TX/RX calibration, low-jitter CLK distribution are other high-speed analog circuits is a must
  • Have a deep understanding of biasing, band-gaps, reference circuits, opamps, comparators and other analog circuits
  • Solid track-record for implementation of analog circuits high-speed data transmission.
  • Design and tapeout experience in advanced CMOS nodes (ex. 20nm or newer) is a must
  • Solid fundamentals in detailed transistor-level design, feedback/stability analysis, and noise/jitter analysis.
  • Knowledge of TIA design and drivers for optical applications is highly desirable
  • Experience in RFIC design for wireless or wireline communication systems is highly desirable.
  • Strong technical independent contributor with a proven ability to drive results.
  • Excellent teamwork, presentation, and documentation skills.
  • Ability to collaborate with global teams across multiple time zones and deliver under pressure with strict deadlines.
  • Strong experience in lab chip bring-up and debugging efforts.
  • Relevant research publications and/or patents in analog or RF IC design.
  • Familiarity in programming/scripting languages such as Python, Matlab, or C.
  • Experience with PCB design.
  • Familiarity with Verilog RTL or DSP design concepts.
  • Knowledge of optical transceivers.
  • Expertise in ESD protection techniques and IC packaging methodologies.

The pay range for this role is $55-65/hour + $500 housing stipend + cash relocation bonus (dependent on location)
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Apply