ZipRecruiter

Log In

1

Verification Manager Jobs in California (NOW HIRING)

Broadcom

Verification Engineer

San Jose, CA · On-site

$159K/yr

... and managing automated verification environment would be a plus Excellent communication skills, team player Education/Experience: Bachelor in Electrical Engineering, Computer Science or related ...

Eridu AI

Verification Engineer

Saratoga, CA · On-site

$195K - $265K/yr

Develop verification infrastructure and test cases for ASICs in the area of network fabrics ... Recruiting agencies are expressly instructed not to contact hiring managers, employees, or ...

Mirafra Technology

MAC Verification

Santa Clara, CA

$159K/yr

We are 500+ employees in India and 250+ In US Clear visibility to senior management which helps for constant professional growth Ethernet IP (mac + pcs + serdes) experience. Job is to verify Ethernet ...

Nvidia

SoC Verification Lead

Santa Clara, CA

$159K/yr

Outstanding time management skills - able to prioritize effectively across parallel workstreams ... Solid grasp of verification infrastructure: EDA tool configuration, regression automation, job farm ...

Nvidia Corporation

SoC Verification Lead

Santa Clara, CA · On-site

$159K/yr

Outstanding time management skills - able to prioritize effectively across parallel workstreams ... Solid grasp of verification infrastructure: EDA tool configuration, regression automation, job farm ...

Intel

Physical Verification Engineer

Santa Clara, CA

$159K/yr

Self-driven and results-oriented with capability to effectively manage multiple complex tasks * Strong analytical problem-solving skills for complex physical verification challenges * Effective ...

previous pagenext page

Showing results 21-40

All JobsVerification JobsVerification Manager JobsVerification Manager Jobs in California

Verification Manager information

See California salary details

$2.8K

$6.9K

$8.9K

How much do verification manager jobs pay per month?

As of Aug 11, 2026, the average monthly pay for verification manager in California is $6,927.92, according to ZipRecruiter salary data. Most workers in this role earn between $6,583.33 and $7,891.67 per month, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a verification manager?

To thrive as a Verification Manager, you need a solid background in engineering or computer science, experience in verification methodologies (such as UVM or SystemVerilog), and often a relevant degree. Familiarity with hardware description languages, verification tools (e.g., Cadence, Synopsys), and project management software is typically required. Strong leadership, problem-solving abilities, and effective communication distinguish top candidates in this role. These skills ensure efficient verification processes, high-quality deliverables, and seamless collaboration across technical teams.

What is a verification manager?

Verification Managers are professionals responsible for overseeing the process of ensuring that products, systems, or software meet specified requirements and standards. They lead teams that design and execute tests, troubleshoot issues, and maintain quality assurance protocols. Their role often involves coordinating between engineering, quality, and project management teams to ensure deliverables are accurate and reliable before release. Effective Verification Managers help reduce errors, improve product quality, and ensure compliance with industry regulations.

What is the difference between Verification Manager vs Quality Assurance Manager?

AspectVerification ManagerQuality Assurance Manager
Primary FocusEnsuring products meet specifications through testing and validationOverseeing overall quality processes and standards
CertificationsRelevant technical certifications, e.g., ISTQB, Six SigmaQuality management certifications, e.g., ASQ CQE, Six Sigma
Work EnvironmentTechnical teams, testing labs, development settingsQuality departments, cross-functional teams, management
Industry UsageManufacturing, software, engineeringManufacturing, software, healthcare, and more

While both roles focus on product quality, Verification Managers primarily concentrate on testing and validation to confirm specifications are met, whereas Quality Assurance Managers develop and oversee quality systems to ensure overall standards are maintained across processes.

What are some typical challenges faced by a verification manager and how can they be addressed?

Verification Managers often face challenges such as managing tight project deadlines, ensuring comprehensive test coverage, and coordinating between cross-functional teams. Balancing the quality and speed of verification processes while keeping up with evolving industry standards can also be demanding. To address these challenges, effective project management, clear communication, and implementing automated verification tools can help streamline processes and improve collaboration. Regular training and staying updated with industry best practices are also key to overcoming common obstacles in this role.
What are the most commonly searched types of Verification jobs in California? The most popular types of Verification jobs in California are:
What are popular job titles related to Verification Manager jobs in California? For Verification Manager jobs in California, the most frequently searched job titles are:
What job categories do people searching Verification Manager jobs in California look for? The top searched job categories for Verification Manager jobs in California are:
What cities in California are hiring for Verification Manager jobs? Cities in California with the most Verification Manager job openings:
Verification Manager jobs near you
Infographic showing various Verification Manager job openings in California as of August 2026, with employment types broken down into 1% As Needed, 83% Full Time, 13% Part Time, 2% Temporary, and 1% Contract. Highlights an 93% Physical, 3% Hybrid, and 4% Remote job distribution, with an average salary of $83,135 per year, or $40 per hour.

SoC Verification Engineer - NoC / UVM

Advanced Micro Devices, Inc

San Jose, CA • On-site

$145K/yr

Full-time

Re-posted yesterday

Advanced Micro Devices rating

8.6

Company rating: 8.6 out of 10

Based on 13 frontline employees who took The Breakroom Quiz

27th of 156 rated electronics manufacturers

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
The verification team at AMD is looking for a Verification Engineer to lead and contribute on the verification of Network on Chip IPs and Subsystems. The individual will help architect, develop and use simulation and/or formal based verification environments, at block and subsystem level, to prove the functional correctness of Network-On-Chip (NOC) IPs, subsystems and SOC designs.
THE PERSON:
You are a skilled verification engineer with strong expertise in System Verilog and UVM, and a solid understanding of ASIC/SoC verification methodologies. You have experience verifying complex digital designs, ideally including NoC architectures, and are proficient in constraint-random, coverage-driven, and formal verification (SVA). You are analytical, detail-oriented, and collaborative, with the ability to debug complex issues, drive verification closure, and effectively partner with global design and architecture teams while taking ownership of challenging problems.
KEY RESPONSIBILITIES:
  • Lead and Plan verification of complex digital design blocks by fully understanding the architecture and design specifications
  • Interact with architects and design engineers to create a comprehensive verification test plan
  • Design and architect testbenches in System Verilog and UVM to complete verification of the design in an efficient manner
  • Create and enhance constrained-random and/or directed verification environments, and formally verify designs with System Verilog Assertions (SVA) and industry leading formal tools
  • Debug tests with design engineers to deliver functionally correct design blocks
  • Identify and write coverage measures for stimulus quality improvements
  • Perform coverage analysis to identify verification holes and achieve closure on coverage metrics

PREFERRED EXPERIENCE:
  • Experienced with development of UVM, OVM, VMM and/or System Verilog, Verilog test benches and usage of simulation tools/debug environments like Synopsys VCS, Cadence IES to test block level/full chip SOCs and FPGAs.
  • Strong understanding of state of the art of verification techniques, including assertion and coverage-driven verification.
  • Strong understanding of different phases of ASIC and/or full custom chip development is required.
  • Experience in block level NOC (Net work on Chip) verification is a plus.
  • Verification Experience in protocols like AXI3/4, DDR4/5, HBM, PCIe, Processors, Graphics is a plus.
  • Experience as a verification architect, establishing the verification methodology, tools and infrastructure for high-performance FPGAs, SOCs and/or VLSI designs is a plus.
  • Experience with gate level simulation, power verification, reset verification, contention checking, abstraction techniques is a plus.
  • Familiarity with verification management tools as well as understanding of database management particularly as it pertains to regression management is a plus.
  • Experience with formal property checking tools such as Cadence (IEV), Jasper and Synopsys (VC-Formal, Magellan) is a plus.

ACADEMIC CREDENTIALS:
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

This role is not eligible for visa sponsorship.
#LI-EV1
#LI-HYBRID
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.
This posting is for an existing vacancy.

What Advanced Micro Devices employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply