1

Trainee Ic Layout Designer Jobs (NOW HIRING)

Texas Instruments is seeking an experienced Layout Designer to join our team! Responsibilities ... Associate's degree in Engineering or related field of study or program certificate in Advanced IC ...

Solving layout design issues and applying proactive intervention * Proactively work with design engineers to achieve efficient circuit performance * Design analog & mixed-signal layouts * Understand ...

Leverage Top-Down Bottom-Up (TDBU) floorplan methodology to create and refine the RFID or Reader IC floorplan - collaborating with circuit and block-level layout designers on sizing, pin rings, inter ...

Leverage Top-Down Bottom-Up (TDBU) floorplan methodology to create and refine the RFID or Reader IC floorplan - collaborating with circuit and block-level layout designers on sizing, pin rings, inter ...

Qorvo's Internship Program is designed for college students currently enrolled in an accredited ... Final presentation to business leaders Qorvo's IC Layout Engineer Internships are offered in our ...

Qorvo's Internship Program is designed for college students currently enrolled in an accredited ... Final presentation to business leaders Qorvo's IC Layout Engineer Internships are offered in our ...

Showing results 41-60

Trainee Ic Layout Designer information

What is a trainee IC layout designer?

Trainee IC Layout Designers are entry-level professionals who assist in the design and creation of integrated circuit (IC) layouts using specialized electronic design automation (EDA) tools. They work under the guidance of senior designers to translate circuit schematics into precise geometric representations that can be fabricated on silicon chips. Their responsibilities include following design rules, performing layout verification, and collaborating with engineers to ensure that the final product meets functional and manufacturability standards. This role serves as a foundational step toward becoming a fully qualified IC Layout Designer.

What are the typical daily responsibilities of a trainee IC layout designer and how do they interact with other team members?

As a Trainee IC Layout Designer, your daily tasks will involve translating circuit schematics into physical layouts using specialized CAD tools, following strict design rules to ensure manufacturability and performance. You'll often collaborate closely with circuit design engineers to clarify requirements and troubleshoot layout-related issues, as well as work with verification teams to ensure the design meets quality standards. Expect to participate in regular design reviews, receive feedback, and make iterative improvements. This role provides a strong foundation for understanding the full chip design flow and offers opportunities to develop both technical and communication skills within a multidisciplinary team.

What are the key skills and qualifications needed to thrive as a trainee IC layout designer, and why are they important?

To thrive as a Trainee IC Layout Designer, you need a solid background in electronics or electrical engineering, strong attention to detail, and familiarity with semiconductor design concepts, typically supported by a relevant degree or coursework. Proficiency with Electronic Design Automation (EDA) tools such as Cadence Virtuoso or Synopsys Custom Compiler is essential, and knowledge of industry standards like DRC/LVS is beneficial. Strong analytical thinking, teamwork, and effective communication skills help you collaborate with circuit designers and troubleshoot complex layout issues. These skills ensure you can produce accurate, manufacturable layouts that meet design specifications and project timelines.

What is the difference between Trainee Ic Layout Designer vs Junior IC Layout Engineer?

AspectTrainee IC Layout DesignerJunior IC Layout Engineer
CredentialsBasic understanding of IC design, often in training or entry-levelRelevant degree, some experience in IC layout design
Work EnvironmentLearning-focused, supervised tasks in design teamsMore independent work, handling specific layout projects
Industry UsageCommon in training programs and internshipsStandard role in semiconductor companies and design firms
Search & Comparison IntentUnderstanding entry-level roles and training opportunitiesClarifying job responsibilities and experience level

The main difference between a Trainee IC Layout Designer and a Junior IC Layout Engineer lies in experience and responsibility. Trainee roles are typically entry-level, focused on learning and supervised tasks, while Junior Engineers have more hands-on responsibilities and some independent project work. Both roles are essential in the IC design industry, with the trainee position serving as a stepping stone to more advanced engineering roles.

More about Trainee Ic Layout Designer jobs

What cities are hiring for Trainee Ic Layout Designer jobs?

Cities with the most Trainee Ic Layout Designer job openings:

What are the most commonly searched types of Ic Layout Designer jobs?

The most popular types of Ic Layout Designer jobs are:

What states have the most Trainee Ic Layout Designer jobs?

States with the most job openings for Trainee Ic Layout Designer jobs include:

What job categories do people searching Trainee Ic Layout Designer jobs look for?

The top searched job categories for Trainee Ic Layout Designer jobs are:

Infographic showing various Trainee Ic Layout Designer job openings in the United States as of August 2026, with employment types broken down into 1% Internship, 83% Full Time, 11% Part Time, 2% Contract, and 3% Nights. Highlights an 93% Physical, 2% Hybrid, and 5% Remote job distribution.

Senior High Speed Mixed-Signal I/O & Analog Layout Engineer

Protingent

San Jose, CA โ€ข On-site

$100 - $110/hr

Contractor

Medical, Retirement, PTO

Re-posted 8 days ago


Job description


Job Title: Senior High Speed Mixed-Signal I/O & Analog Layout Engineer
Position Description: Protingent Staffing has an exciting contract Senior High Speed Mixed-Signal I/O & Analog Layout Engineer with our client located in San Jose, CA.
Job Description:
  • As a senior high speed mixed-signal layout/analog layout engineer, you will be working with circuit designers located in San Jose, California, USA to accomplish layout tasks.
  • Circuits that you will need to work on includes High Speed RX (receiver), TX (transmitters), PLL, CDR, Analog reference circuits, and so on.
  • You should have experiences doing layout with sub-micron CMOS technologies.

Job Responsibilities:
  • Working with remote circuit designers to determine the chip floorplan. You need to come up with strategies to optimize the parasites, reduce area, and improve High Speed SERDES/analog performance.
  • You need to be able to estimate schedule and come up with plan how to get things done within a dedicated time frame.
  • You should be able to read the design document provided by the foundry and figure out how to resolve issues like latch-up and DRC.
  • Perform custom layout using Virtuoso, and be able to get LVS/DRC clean.
  • You should be familiar with CAD tools, including Virtuoso, Calibre LVS, DRC, SkillCad and so on.
  • Desired to have experience on chip level design, like bump, pad, and ESD strategies.
  • Good communication skills to discuss with circuit designer.

Job Qualifications:
  • Bachelor's degree in electrical or computer engineering and 5+ years of professional experience as an IC layout designer; OR 8+ years of professional experience with integrated circuit layout design in lieu of a degree
  • Strong High Speed SERDES/analog layout skills
  • Experience in advanced nodes in IC layout, including finfet 14nm, 8nm, 4nm and 2nm GAA.
  • Experience in IC layouts with frequencies up to 224Gb/s.
  • Experience in critical IC layouts, including VCO, clocking circuit, TX, and RX and so on.
  • Working knowledge in Linux
  • Proficiency in CAD tools including Cadence Virtuoso, Calibre LVS, DRC, and SkillCad.
  • Excellency in communications skills in the form of verbal, email, and in documentations.
  • Be able to work independently.
  • Good to have experience to lead a small team and tape-out an analog IC.

Job Details:
  • Job Type: Contract
  • Pay Range: $100 - $110 an hour.
  • Location: San Jose, CA (Onsite).

Benefits Package: Protingent offers competitive salaries, insurance plan options (HDHP plan or POS plan), education/certification reimbursement, pre-tax commuter benefits, Paid Time Off (PTO), and an administered 401k plan.
About Protingent: Protingent is an Award-Winning provider of top-tier Engineering and IT talent, trusted by companies at the forefront of innovation - from Software and Aerospace to AI, Clean Tech, Medical Devices, and Connected Technologies. We're passionate about making a positive impact by connecting exceptional talent with meaningful opportunities and helping our clients build the future.
Meet Your Recruiter
Subhrajit Das