Physical Design Engineer (ASIC/SoC) - Onsite Clearance Requirement: Active Secret Clearance (or ability to obtain and maintain one) About the Role Are you ready to design the future of aerospace and ...
Physical Design Engineer (ASIC/SoC) - Onsite Clearance Requirement: Active Secret Clearance (or ability to obtain and maintain one) About the Role Are you ready to design the future of aerospace and ...
Digital Design Engineer
Manassas, VA · On-site
$67/hr
Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Temp-to-Perm Location: Manassas, VA Clearance: Ability to obtain a Department of Defense Secret ...
Digital Design Engineer
Manassas, VA · On-site
$67/hr
Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Temp-to-Perm Location: Manassas, VA Clearance: Ability to obtain a Department of Defense Secret ...
Digital Design Engineer
Manassas, VA · On-site
$67/hr
Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Temp-to-Perm Location: Manassas, VA Clearance: Ability to obtain a Department of Defense Secret ...
Digital Design Engineer
Manassas, VA · On-site
$67/hr
Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Temp-to-Perm Location: Manassas, VA Clearance: Ability to obtain a Department of Defense Secret ...
Lead Design Engineer
$125K - $190K/yr
Plan, design, and review temporary construction engineering designs for safety, constructability, and code compliance. * Provide leadership and direction to other design engineers and CAD modelers.
Lead Design Engineer
$125K - $190K/yr
Plan, design, and review temporary construction engineering designs for safety, constructability, and code compliance. * Provide leadership and direction to other design engineers and CAD modelers.
... engineers to oversee board bring-up. Candidates should be comfortable working in both a design and ... Firmware: Collaborate closely with RTL teams to define pinouts, bank voltages, and clocking ...
... engineers to oversee board bring-up. Candidates should be comfortable working in both a design and ... Firmware: Collaborate closely with RTL teams to define pinouts, bank voltages, and clocking ...
FPGA Firmware Design Engineer
Arlington, VA · On-site
... engineers, scientists, etc) to design, develop, simulate, and integrate challenging DSP FPGA ... RTL and incorporate client feedback into firmware revisions. This role will also support ...
FPGA Firmware Design Engineer
Arlington, VA · On-site
... engineers, scientists, etc) to design, develop, simulate, and integrate challenging DSP FPGA ... RTL and incorporate client feedback into firmware revisions. This role will also support ...
Senior Principal ASIC Implementation Engineer with Security Clearance
Manassas, VA · On-site
$132K - $226K/yr
Physical Design * Static Timing Analysis * EMIR * Layout (DRC/LVS) * Knowledge of revision control ... Masters degree in Electrical or Computer Engineering * 14+ years industry experience in ASIC ...
Senior Principal ASIC Implementation Engineer with Security Clearance
Manassas, VA · On-site
$132K - $226K/yr
Physical Design * Static Timing Analysis * EMIR * Layout (DRC/LVS) * Knowledge of revision control ... Masters degree in Electrical or Computer Engineering * 14+ years industry experience in ASIC ...
FPGA Firmware Design Engineer
Arlington, VA · On-site
... engineers, scientists, etc) to design, develop, simulate, and integrate challenging DSP FPGA ... RTL and incorporate client feedback into firmware revisions. This role will also support ...
FPGA Firmware Design Engineer
Arlington, VA · On-site
... engineers, scientists, etc) to design, develop, simulate, and integrate challenging DSP FPGA ... RTL and incorporate client feedback into firmware revisions. This role will also support ...
FPGA Firmware Design Engineer
$87K - $157K/yr
... engineers, scientists, etc) to design, develop, simulate, and integrate challenging DSP FPGA ... RTL and incorporate client feedback into firmware revisions. This role will also support ...
FPGA Firmware Design Engineer
$87K - $157K/yr
... engineers, scientists, etc) to design, develop, simulate, and integrate challenging DSP FPGA ... RTL and incorporate client feedback into firmware revisions. This role will also support ...
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
Video Design Engineer
Herndon, VA · On-site
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
Video Design Engineer
Herndon, VA · On-site
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
Senior Embedded Software Engineer II/Principal with Security Clearance
Chantilly, VA · On-site
$183K - $214K/yr
Work with the hardware design team on requirements. * Complete FPGA logic design, coding ... Experience in both creating IP from scratch in RTL, and integrating existing IP into RTL and block ...
Senior Embedded Software Engineer II/Principal with Security Clearance
Chantilly, VA · On-site
$183K - $214K/yr
Work with the hardware design team on requirements. * Complete FPGA logic design, coding ... Experience in both creating IP from scratch in RTL, and integrating existing IP into RTL and block ...
Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Temp-to-Perm Location: Manassas, VA Clearance: Ability to obtain a Department of Defense Secret ...
Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Temp-to-Perm Location: Manassas, VA Clearance: Ability to obtain a Department of Defense Secret ...
... design is completed and approved, you will hand-off the project to our Ops Engineering team who ... as seasonal or temporary employment. The benefits that generally apply to regular, full-time ...
... design is completed and approved, you will hand-off the project to our Ops Engineering team who ... as seasonal or temporary employment. The benefits that generally apply to regular, full-time ...
... design is completed and approved, you will hand-off the project to our Ops Engineering team who ... as seasonal or temporary employment. The benefits that generally apply to regular, full-time ...
... design is completed and approved, you will hand-off the project to our Ops Engineering team who ... as seasonal or temporary employment. The benefits that generally apply to regular, full-time ...
Conceptual and final design of roadway, highway, and multi-modal engineering solutions for a ... Temporary traffic control development * Constructability development and review * Typical section ...
Quick apply
Conceptual and final design of roadway, highway, and multi-modal engineering solutions for a ... Temporary traffic control development * Constructability development and review * Typical section ...
Are you an innovative engineer that wants to design the next generation of world-class fulfillment ... as seasonal or temporary employment. The benefits that generally apply to regular, full-time ...
Are you an innovative engineer that wants to design the next generation of world-class fulfillment ... as seasonal or temporary employment. The benefits that generally apply to regular, full-time ...
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
In this role, you will design, engineer, and support high-quality audiovisual and video ... Provide local travel support between customer buildings or temporary assignment to alternate ...
Temporary Asic Rtl Design Engineer information
What is the difference between Temporary Asic Rtl Design Engineer vs Temporary FPGA Design Engineer?
| Aspect | Temporary Asic Rtl Design Engineer | Temporary FPGA Design Engineer |
|---|---|---|
| Primary Focus | Designing RTL code for ASIC chips | Designing FPGA logic and configurations |
| Skills & Certifications | Verilog/VHDL, ASIC design flow, simulation tools | Verilog/VHDL, FPGA development tools, synthesis |
| Work Environment | Semiconductor companies, ASIC design teams | FPGA development labs, prototyping environments |
| Industry Usage | Used in high-volume chip manufacturing | Used for prototyping, testing, and low-volume products |
Both roles involve RTL design using Verilog or VHDL, but the Temporary Asic Rtl Design Engineer focuses on ASIC chip development, while the Temporary FPGA Design Engineer specializes in FPGA-based prototyping and testing. The choice depends on whether the project aims for mass production or flexible, rapid development.
Sr Physical Design Engineer (Manassas, VA), Onsite with Active Secret Clearance
Encore Semi, Inc.Manassas, VA
$170K - $210K/yr
Other
Medical, Dental, Vision, Life, Retirement, PTO
Posted 15 days ago
Job description
Clearance Requirement: Active Secret Clearance (or ability to obtain and maintain one)
About the Role
Are you ready to design the future of aerospace and defense technology? We are looking for a talented and highly motivated Physical Design Engineer to join our Advanced Microelectronics team. In this role, you will play a critical part in the development of next-generation ASICs and SoCs that power mission-critical systems.
Own the physical implementation of complex, high-performance, and low-power designs from netlist through GDSII tape-out. Working alongside a collaborative team of digital design, verification, and systems engineers, you will leverage industry-leading EDA tools to ensure our silicon meets the rigorous performance, power, and area (PPA) targets required for national security applications.
Key Responsibilities
- Netlist-to-GDSII Execution: Drive block-level and chip-level physical implementation, including floorplanning, power grid design, placement, clock tree synthesis (CTS), and routing using Synopsys Fusion Compiler.
- Timing Closure: Perform rigorous Static Timing Analysis (STA), constraint validation, and timing closure using Synopsys PrimeTime across multiple corners and operating modes.
- Power & Reliability Analysis: Conduct dynamic and static IR-drop analysis, as well as Electromigration (EM) checks, using Ansys Redhawk to ensure robust power delivery and design reliability.
- Physical Verification: Execute and debug Design Rule Checks (DRC) and Layout Versus Schematic (LVS) checks to ensure manufacturing compliance and flawless tape-outs.
- Methodology Improvement: Collaborate with cross-functional teams to refine physical design methodologies, automate repetitive workflows using Tcl/Python, and optimize the overall PPA.
- Clearance: Must be a U.S. Citizen with an Active U.S. Secret Clearance (or the ability to obtain and maintain one).
- Education: Bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field.
- Experience: Proven industry experience in ASIC/SoC physical design and tape-out cycles.
- Tool Proficiency: Hands-on expertise with Fusion Compiler (or equivalent place-and-route tools like IC Compiler II/Innovus).
- Deep knowledge of STA and sign-off timing closure using PrimeTime.
- Experience with EM/IR analysis using Redhawk.
- Proficiency in physical verification (DRC/LVS) sign-off tools (e.g., Calibre, IC Validator).
- Scripting: Strong scripting skills in Tcl, Python, or Perl to automate EDA flows.
The anticipated annual base salary for this position is between $170,000 to $210,000, which also includes a comprehensive benefits package.
Full-Time Benefits:
15 days of PTO per calendar year
10 paid Holidays per calendar year
Comprehensive Medical Benefits: Company covers 80% of premiums for Employee and Dependents
Dental & Vision: Company covers 50% of premiums for Employee and Dependents
Voluntary Benefits: Life Insurance, FSA (Health and Dependent, Limited Purpose), HAS, and Gap Insurance
Employee Assistant Program (EAP)
401k - Traditional & Roth
Life/AD&D and Long-Term Disability
Tuition reimbursement
Equal Opportunity Policy Statement
Encore Semi, Inc. is an Equal Opportunity Employer that does not discriminate on the basis of actual or perceived race, religion, creed, color, age, sex, sexual orientation, gender, gender identity or expression, national origin, genetics, ancestry, marital status, civil union status, medical condition, disability (mental and physical), military and veteran status, pregnancy, childbirth and related medical conditions, or any other characteristic protected by applicable federal, state, or local laws and ordinances.
Encore Semi is also committed to compliance with all fair employment practices regarding citizenship and immigration status.
About Encore Semi
Sourced by ZipRecruiter
Industry
Semiconductor and electronic component manufacturing
Company size
51 - 200 Employees
Headquarters location
San Diego, CA, US
Year founded
2011