1

Temporary Asic Rtl Design Engineer Jobs in Virginia

Physical Design Engineer

Bristol, VA · On-site

$80 - $120/hr

Support the physical implementation of ASIC/SoC designs, including floor planning, placement, clock ... Work closely with RTL and architecture teams to support design feasibility, constraints, and ...

Key Responsibilities * Drive the physical implementation of ASIC/SoC designs, including ... Work closely with RTL and architecture teams to drive design feasibility, constraints, and physical ...

Design Engineer - Modular The Design Engineer plays a critical role in transforming virtual design ... Interpret and develop drawings for power, lighting, systems, underground, site, and temporary power ...

Design Engineer - Modular The Design Engineer plays a critical role in transforming virtual design ... Interpret and develop drawings for power, lighting, systems, underground, site, and temporary power ...

Digital Design SME

Mclean, VA · On-site

$176K - $282K/yr

Application Specific Integrated Circuit (ASIC) design & fabrication, microprocessor design ... A Bachelor's Degree in Electrical Engineering, Computer Science, or any relevant technical field ...

Digital Design SME

Mclean, VA · On-site

$176K - $282K/yr

Application Specific Integrated Circuit (ASIC) design & fabrication, microprocessor design ... A Bachelor's Degree in Electrical Engineering, Computer Science, or any relevant technical field ...

Application Specific Integrated Circuit (ASIC) design & fabrication, microprocessor design ... A Bachelor's Degree in Electrical Engineering, Computer Science, or any relevant technical field ...

Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Temp-to-Perm Location: Manassas, VA Clearance: Ability to obtain a Department of Defense Secret ...

Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Temp-to-Perm Location: Manassas, VA Clearance: Ability to obtain a Department of Defense Secret ...

next page

Showing results 1-20

Temporary Asic Rtl Design Engineer information

What is the difference between Temporary Asic Rtl Design Engineer vs Temporary FPGA Design Engineer?

AspectTemporary Asic Rtl Design EngineerTemporary FPGA Design Engineer
Primary FocusDesigning RTL code for ASIC chipsDesigning FPGA logic and configurations
Skills & CertificationsVerilog/VHDL, ASIC design flow, simulation toolsVerilog/VHDL, FPGA development tools, synthesis
Work EnvironmentSemiconductor companies, ASIC design teamsFPGA development labs, prototyping environments
Industry UsageUsed in high-volume chip manufacturingUsed for prototyping, testing, and low-volume products

Both roles involve RTL design using Verilog or VHDL, but the Temporary Asic Rtl Design Engineer focuses on ASIC chip development, while the Temporary FPGA Design Engineer specializes in FPGA-based prototyping and testing. The choice depends on whether the project aims for mass production or flexible, rapid development.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Virginia?

The most popular types of Asic Rtl Design Engineer jobs in Virginia are:

What are popular job titles related to Temporary Asic Rtl Design Engineer jobs in Virginia?

For Temporary Asic Rtl Design Engineer jobs in Virginia, the most frequently searched job titles are:

What job categories do people searching Temporary Asic Rtl Design Engineer jobs in Virginia look for?

The top searched job categories for Temporary Asic Rtl Design Engineer jobs in Virginia are:

What cities in Virginia are hiring for Temporary Asic Rtl Design Engineer jobs?

Cities in Virginia with the most Temporary Asic Rtl Design Engineer job openings:

Physical Design Engineer

Fractile

Bristol, VA • On-site

$80 - $120/hr

Other

Posted 13 days ago


Job description

Fractile’s mission is to enable a new chapter in the AI revolution. We’re pioneering AI innovation where hardware and software join to create something extraordinary, unlocking the power of the world’s largest language models with speed increases of x100. Our team is rapidly expanding, and we're searching for visionary engineers, scientists, and thinkers who share our passion for pushing boundaries and redefining what's possible. If you're ready to join a dynamic group of innovators shaping AI's future, we want to hear from you!

We are seeking a Physical Design Engineer to contribute to our next‑generation chip designs. As a Physical Design Engineer, you will support the implementation of complex IC physical designs, from synthesis to sign‑off. You will collaborate with cross‑functional teams, including logic design, verification, and process technology, to optimise performance, power, and area (PPA) while ensuring design integrity and manufacturability.

Key Responsibilities:
  • Support the physical implementation of ASIC/SoC designs, including floor planning, placement, clock tree synthesis (CTS), routing, and sign‑off.
  • Work on synthesis, timing analysis (STA), and optimisation to achieve strong PPA metrics.
  • Assist in power planning and analysis, addressing IR drop, electromigration, and related effects.
  • Ensure design rule check (DRC), layout vs. schematic (LVS), and other physical verification compliance.
  • Collaborate with DFT engineers to integrate design‑for‑test (DFT) structures into the physical implementation.
  • Develop flows in EDA tools such as Cadence Innovus, Synopsys Fusion Compiler, Mentor Graphics Calibre, and others.
  • Work closely with RTL and architecture teams to support design feasibility, constraints, and physical‑aware RTL design.
  • Work with advanced AI tools and models to improve productivity, analysis, and design quality.
Preferred Qualifications:
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 0–5 years of experience in physical design for advanced technology nodes (e.g., 7nm, 5nm, or below), including internships.
  • Familiarity with EDA tools for place & route, STA, and sign‑off.
  • Basic understanding of CMOS technology, semiconductor physics, and process limitations.
  • Exposure to timing closure, signal integrity, IR drop analysis, and formal verification.
  • Proficiency in scripting languages like TCL, Perl, or Python for automation is a plus.
  • Excellent problem‑solving skills, communication, and teamwork in a collaborative design environment.
  • Interest in working with advanced AI tools and models as part of the design workflow.
  • Experience or coursework in high‑performance computing (HPC), AI accelerators, or networking chips is a plus.
#J-18808-Ljbffr