ZipRecruiter

Log In

1

Contractual Asic Rtl Design Engineer Jobs in Virginia

Fractile

Physical Design Engineer

Bristol, VA · On-site

$80 - $120/hr

Support the physical implementation of ASIC/SoC designs, including floor planning, placement, clock ... Work closely with RTL and architecture teams to support design feasibility, constraints, and ...

Fractile

Lead Physical Design Engineer

Bristol, VA · On-site

$120 - $180/hr

Key Responsibilities * Drive the physical implementation of ASIC/SoC designs, including ... Work closely with RTL and architecture teams to drive design feasibility, constraints, and physical ...

The Structures Company

DESIGN ENGINEER II

Mattaponi, VA · On-site

$90K - $110K/yr

Design Engineer II LOCATION: Mattaponi, VA PAY RATE: 90K - 110K/year We are a national aerospace ... weight efficiency, contractual specification requirements, and cost. * Applies Design for ...

The Structures Company

DESIGN ENGINEER III

Mattaponi, VA · On-site

$95K - $135K/yr

Design Engineer III LOCATION: Mattaponi, VA PAY RATE: $95K - 135K/year We are a national aerospace ... weight efficiency, contractual specification requirements, and cost. * Applies Design for ...

Peraton

Digital Design SME

Mclean, VA · On-site

$176K - $282K/yr

Application Specific Integrated Circuit (ASIC) design & fabrication, microprocessor design ... A Bachelor's Degree in Electrical Engineering, Computer Science, or any relevant technical field ...

next page

Showing results 1-20

All JobsContractual Asic Rtl Design Engineer JobsContractual Asic Rtl Design Engineer Jobs in Virginia

Contractual Asic Rtl Design Engineer information

What is the difference between Contractual Asic Rtl Design Engineer vs Digital IC Design Engineer?

AspectContractual Asic Rtl Design EngineerDigital IC Design Engineer
CredentialsBachelor's/Master's in Electrical Engineering or Computer EngineeringBachelor's/Master's in Electrical Engineering or Computer Engineering
Work EnvironmentContract-based, project-specific, often in semiconductor or tech companiesFull-time or contract, working on digital integrated circuit design
Industry UsageCommon in semiconductor, electronics, and tech firms for ASIC developmentUsed across semiconductor, consumer electronics, and communication industries

Both roles require similar educational backgrounds and work in related environments, focusing on digital circuit design. The main difference is that Contractual Asic Rtl Design Engineers typically work on specific ASIC projects on a contractual basis, while Digital IC Design Engineers may have broader responsibilities in digital chip development, often in full-time roles.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Virginia? The most popular types of Asic Rtl Design Engineer jobs in Virginia are:
What are popular job titles related to Contractual Asic Rtl Design Engineer jobs in Virginia? For Contractual Asic Rtl Design Engineer jobs in Virginia, the most frequently searched job titles are:
What job categories do people searching Contractual Asic Rtl Design Engineer jobs in Virginia look for? The top searched job categories for Contractual Asic Rtl Design Engineer jobs in Virginia are:
What cities in Virginia are hiring for Contractual Asic Rtl Design Engineer jobs? Cities in Virginia with the most Contractual Asic Rtl Design Engineer job openings:
Contractual Asic Rtl Design Engineer jobs near you

Physical Design Engineer

Fractile

Bristol, VA • On-site

$80 - $120/hr

Other

Posted 6 days ago

Job description

Fractile’s mission is to enable a new chapter in the AI revolution. We’re pioneering AI innovation where hardware and software join to create something extraordinary, unlocking the power of the world’s largest language models with speed increases of x100. Our team is rapidly expanding, and we're searching for visionary engineers, scientists, and thinkers who share our passion for pushing boundaries and redefining what's possible. If you're ready to join a dynamic group of innovators shaping AI's future, we want to hear from you!

We are seeking a Physical Design Engineer to contribute to our next‑generation chip designs. As a Physical Design Engineer, you will support the implementation of complex IC physical designs, from synthesis to sign‑off. You will collaborate with cross‑functional teams, including logic design, verification, and process technology, to optimise performance, power, and area (PPA) while ensuring design integrity and manufacturability.

Key Responsibilities:
  • Support the physical implementation of ASIC/SoC designs, including floor planning, placement, clock tree synthesis (CTS), routing, and sign‑off.
  • Work on synthesis, timing analysis (STA), and optimisation to achieve strong PPA metrics.
  • Assist in power planning and analysis, addressing IR drop, electromigration, and related effects.
  • Ensure design rule check (DRC), layout vs. schematic (LVS), and other physical verification compliance.
  • Collaborate with DFT engineers to integrate design‑for‑test (DFT) structures into the physical implementation.
  • Develop flows in EDA tools such as Cadence Innovus, Synopsys Fusion Compiler, Mentor Graphics Calibre, and others.
  • Work closely with RTL and architecture teams to support design feasibility, constraints, and physical‑aware RTL design.
  • Work with advanced AI tools and models to improve productivity, analysis, and design quality.
Preferred Qualifications:
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 0–5 years of experience in physical design for advanced technology nodes (e.g., 7nm, 5nm, or below), including internships.
  • Familiarity with EDA tools for place & route, STA, and sign‑off.
  • Basic understanding of CMOS technology, semiconductor physics, and process limitations.
  • Exposure to timing closure, signal integrity, IR drop analysis, and formal verification.
  • Proficiency in scripting languages like TCL, Perl, or Python for automation is a plus.
  • Excellent problem‑solving skills, communication, and teamwork in a collaborative design environment.
  • Interest in working with advanced AI tools and models as part of the design workflow.
  • Experience or coursework in high‑performance computing (HPC), AI accelerators, or networking chips is a plus.
#J-18808-Ljbffr

Apply