Hardware Engineer
Chicago, IL · On-site
$127K - $168K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL · On-site
$127K - $168K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL · On-site
$127K - $168K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL · On-site
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL · On-site
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Batavia, IL · On-site
$70K - $93K/yr
We are looking for a Junior ASIC Design Engineer to lead and contribute to research activities and engineering work focused on developing custom instrumentation for extreme radiation and/or cryogenic ...
Batavia, IL · On-site
$70K - $93K/yr
We are looking for a Junior ASIC Design Engineer to lead and contribute to research activities and engineering work focused on developing custom instrumentation for extreme radiation and/or cryogenic ...
Chicago, IL · On-site
$140K - $171K/yr
... ASIC/SoC verification workflows and testbench architecture ... In this role, you will act as the vital link between our RTL design teams, system architects, and ...
Chicago, IL · On-site
$140K - $171K/yr
... ASIC/SoC verification workflows and testbench architecture ... In this role, you will act as the vital link between our RTL design teams, system architects, and ...
... ASIC design experience. Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... as RTL/gate level simulation, synthesis, place and route, static timing analysis, and power ...
... ASIC design experience. Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... as RTL/gate level simulation, synthesis, place and route, static timing analysis, and power ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
Vernon Hills, IL · On-site
$150 - $180/hr
... Engineer to join our VHDLDepartment ... In this role, you will oversee definition, design, verification, and documentation forFPGA/ASIC ...
Vernon Hills, IL · On-site
$150 - $180/hr
... Engineer to join our VHDLDepartment ... In this role, you will oversee definition, design, verification, and documentation forFPGA/ASIC ...
Vernon Hills, IL · On-site
$150 - $180/hr
... Engineer to join our VHDL Department ... In this role, you will oversee definition, design, verification, and documentation for FPGA/ASIC ...
Vernon Hills, IL · On-site
$150 - $180/hr
... Engineer to join our VHDL Department ... In this role, you will oversee definition, design, verification, and documentation for FPGA/ASIC ...
Cary, IL · On-site
$104K - $136K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
Cary, IL · On-site
$104K - $136K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
Cary, IL · On-site
$88K - $165K/yr
As such we are seeking an experienced DFT engineer which role will span across the full spectrum of ... Collaborate with RTL, verification, physical design and operation teams. Qualifications: * BS ...
Cary, IL · On-site
$88K - $165K/yr
As such we are seeking an experienced DFT engineer which role will span across the full spectrum of ... Collaborate with RTL, verification, physical design and operation teams. Qualifications: * BS ...
Cary, IL · On-site
$136K - $253K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
Cary, IL · On-site
$136K - $253K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
Chicago, IL · On-site
$134K - $172K/yr
The ideal candidate will have a solid background in hardware engineering, experience with RTL design, and the ability to manage projects independently through the development lifecycle. This position ...
Chicago, IL · On-site
$134K - $172K/yr
The ideal candidate will have a solid background in hardware engineering, experience with RTL design, and the ability to manage projects independently through the development lifecycle. This position ...
... RTL design and verification through synthesis, place-and-route, timing, power, signoff, and ... Define and report KPIs - cycle-time reduction, engineer-hours saved, iteration count, first-pass ...
... RTL design and verification through synthesis, place-and-route, timing, power, signoff, and ... Define and report KPIs - cycle-time reduction, engineer-hours saved, iteration count, first-pass ...
Rolling Meadows, IL · On-site
$130K - $160K/yr
... join our dynamic engineering team. In this role, you will be instrumental in designing ... Design and implement complex FPGA designs including requirements analysis, specification, RTL ...
Rolling Meadows, IL · On-site
$130K - $160K/yr
... join our dynamic engineering team. In this role, you will be instrumental in designing ... Design and implement complex FPGA designs including requirements analysis, specification, RTL ...
Goodfield, IL · On-site
$72K - $97K/yr
Generate and maintain detailed CAD models and engineering drawings. * Support prototype builds and ... This is a temporary position expected to last through the end of the calendar year.
Goodfield, IL · On-site
$72K - $97K/yr
Generate and maintain detailed CAD models and engineering drawings. * Support prototype builds and ... This is a temporary position expected to last through the end of the calendar year.
Goodfield, IL · On-site
$72K - $97K/yr
Generate and maintain detailed CAD models and engineering drawings. * Support prototype builds and ... This is a temporary position expected to last through the end of the calendar year.
Goodfield, IL · On-site
$72K - $97K/yr
Generate and maintain detailed CAD models and engineering drawings. * Support prototype builds and ... This is a temporary position expected to last through the end of the calendar year.
Gurnee, IL · On-site
$34 - $38.50/hr
Design Engineer This role focuses on designing mechanical components and assemblies using ... If eligible, the benefits available for this temporary role may include the following: * Medical ...
New
Quick apply
Gurnee, IL · On-site
$34 - $38.50/hr
Design Engineer This role focuses on designing mechanical components and assemblies using ... If eligible, the benefits available for this temporary role may include the following: * Medical ...
New
Ottawa, IL · On-site
$31.25 - $50/hr
Mechanical Design Engineer We are seeking a dedicated Mechanical Design Engineer to contribute to ... If eligible, the benefits available for this temporary role may include the following: * Medical ...
Quick apply
Ottawa, IL · On-site
$31.25 - $50/hr
Mechanical Design Engineer We are seeking a dedicated Mechanical Design Engineer to contribute to ... If eligible, the benefits available for this temporary role may include the following: * Medical ...
| Aspect | Temporary Asic Rtl Design Engineer | Temporary FPGA Design Engineer |
|---|---|---|
| Primary Focus | Designing RTL code for ASIC chips | Designing FPGA logic and configurations |
| Skills & Certifications | Verilog/VHDL, ASIC design flow, simulation tools | Verilog/VHDL, FPGA development tools, synthesis |
| Work Environment | Semiconductor companies, ASIC design teams | FPGA development labs, prototyping environments |
| Industry Usage | Used in high-volume chip manufacturing | Used for prototyping, testing, and low-volume products |
Both roles involve RTL design using Verilog or VHDL, but the Temporary Asic Rtl Design Engineer focuses on ASIC chip development, while the Temporary FPGA Design Engineer specializes in FPGA-based prototyping and testing. The choice depends on whether the project aims for mass production or flexible, rapid development.
The most popular types of Asic Rtl Design Engineer jobs in Illinois are:
For Temporary Asic Rtl Design Engineer jobs in Illinois, the most frequently searched job titles are:
The top searched job categories for Temporary Asic Rtl Design Engineer jobs in Illinois are:
Cities in Illinois with the most Temporary Asic Rtl Design Engineer job openings: