ASIC DFT Engineer
Rockford, IL ยท On-site
Title - Lead ASIC DFT Engineer Location - Remote (must be aligned with PST time zone) Type :- */W2 ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Rockford, IL ยท On-site
Title - Lead ASIC DFT Engineer Location - Remote (must be aligned with PST time zone) Type :- */W2 ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Rockford, IL ยท On-site
Title - Lead ASIC DFT Engineer Location - Remote (must be aligned with PST time zone) Type :- */W2 ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Chicago, IL ยท On-site
$127K - $168K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL ยท On-site
$127K - $168K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL ยท On-site
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Chicago, IL ยท On-site
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
$127K - $167K/yr
Design and implement RTL for next-generation ASIC platforms using SystemVerilog * Contribute to architecture and design discussions for performance-critical hardware systems * Develop new ...
Batavia, IL ยท On-site
$70K - $93K/yr
We are looking for a Junior ASIC Design Engineer to lead and contribute to research activities and engineering work focused on developing custom instrumentation for extreme radiation and/or cryogenic ...
Batavia, IL ยท On-site
$70K - $93K/yr
We are looking for a Junior ASIC Design Engineer to lead and contribute to research activities and engineering work focused on developing custom instrumentation for extreme radiation and/or cryogenic ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
... ASIC design experience. * Sr. Principal FPGA Design Engineer (Level 4): Bachelors' degree in ... Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place ...
Mundelein, IL ยท On-site
$138K/yr
... Engineering, or related fields * 12+ years of experience in digital design of high-speed SerDes, PHY, or transceiver IPs with proven tapeout experience at 112G PAM4 or higher data rates * Strong RTL ...
Quick apply
Apply Early
Mundelein, IL ยท On-site
$138K/yr
... Engineering, or related fields * 12+ years of experience in digital design of high-speed SerDes, PHY, or transceiver IPs with proven tapeout experience at 112G PAM4 or higher data rates * Strong RTL ...
Apply Early
$121K - $167K/yr
Stefanini is looking for FPGA Design Engineer with Radio experience (Onsite Role) in Ottawa ... Working with 4G/5G Radios. 7+ years of experience Heavy System Verilog and RTL experience. They DO ...
$121K - $167K/yr
Stefanini is looking for FPGA Design Engineer with Radio experience (Onsite Role) in Ottawa ... Working with 4G/5G Radios. 7+ years of experience Heavy System Verilog and RTL experience. They DO ...
$138K - $142K/yr
As an Eliyan Sr Staff / Principal Physical Design Engineer, you will be working at a fast-paced ... You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross ...
Quick apply
Apply Early
$138K - $142K/yr
As an Eliyan Sr Staff / Principal Physical Design Engineer, you will be working at a fast-paced ... You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross ...
Apply Early
Mossville, IL ยท On-site
$113K - $131K/yr
Telecommuting: 2 days/week. Up to 10% domestic travel to Caterpillar facilities to support controls ... Design Engineer / R0000379543 ] . #LI-DNI Visa Sponsorship is not available for this position.
Mossville, IL ยท On-site
$113K - $131K/yr
Telecommuting: 2 days/week. Up to 10% domestic travel to Caterpillar facilities to support controls ... Design Engineer / R0000379543 ] . #LI-DNI Visa Sponsorship is not available for this position.
Cary, IL ยท On-site
$136K - $253K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
Cary, IL ยท On-site
$136K - $253K/yr
Interface with Front End RTL design teams and Back End Verification teams Position Requirements/Qualifications:
As such we are seeking an experienced DFT engineer which role will span across the full spectrum of ... Collaborate with RTL, verification, physical design and operation teams. Qualifications: * BS with ...
As such we are seeking an experienced DFT engineer which role will span across the full spectrum of ... Collaborate with RTL, verification, physical design and operation teams. Qualifications: * BS with ...
Loves Park, IL ยท On-site
$37.78 - $48/hr
Electrical Design Engineer Department: Engineering - Electrical Reports to: Electrical Engineering ... Telecommuting up to 2 days a week, Flex work schedule, Identity Theft Protection
Quick apply
Apply Early
Loves Park, IL ยท On-site
$37.78 - $48/hr
Electrical Design Engineer Department: Engineering - Electrical Reports to: Electrical Engineering ... Telecommuting up to 2 days a week, Flex work schedule, Identity Theft Protection
Apply Early
... RTL design and verification through synthesis, place-and-route, timing, power, signoff, and ... Define and report KPIs - cycle-time reduction, engineer-hours saved, iteration count, first-pass ...
... RTL design and verification through synthesis, place-and-route, timing, power, signoff, and ... Define and report KPIs - cycle-time reduction, engineer-hours saved, iteration count, first-pass ...
Mundelein, IL ยท On-site
ABOUT THE ROLE As a Sr Staff / Principal CAD & Design Methodology Engineer , you will be the technical architect of RTL-to-GDSII flows and digital design infrastructure for advanced SoC products. You ...
Quick apply
Apply Early
Mundelein, IL ยท On-site
ABOUT THE ROLE As a Sr Staff / Principal CAD & Design Methodology Engineer , you will be the technical architect of RTL-to-GDSII flows and digital design infrastructure for advanced SoC products. You ...
Apply Early
$145K/yr
Develop and maintain RTL in Verilog/SystemVerilog * Write and maintain verification environments ... or ASIC digital logic design - network traffic experience a strong plus * Deep Verilog ...
$145K/yr
Develop and maintain RTL in Verilog/SystemVerilog * Write and maintain verification environments ... or ASIC digital logic design - network traffic experience a strong plus * Deep Verilog ...
Chicago, IL ยท On-site
$145K/yr
Develop and maintain RTL in Verilog/SystemVerilog * Write and maintain verification environments ... or ASIC digital logic design - network traffic experience a strong plus * Deep Verilog ...
Chicago, IL ยท On-site
$145K/yr
Develop and maintain RTL in Verilog/SystemVerilog * Write and maintain verification environments ... or ASIC digital logic design - network traffic experience a strong plus * Deep Verilog ...
Mundelein, IL ยท On-site
As an Eliyan Principal Physical Design Engineer, you will be working at a fast-paced early-stage ... You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross ...
Quick apply
Apply Early
Mundelein, IL ยท On-site
As an Eliyan Principal Physical Design Engineer, you will be working at a fast-paced early-stage ... You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross ...
Apply Early
Chicago, IL ยท On-site
Our team spans trading, engineering, and business operations, working together to build and support ... Design, implement, and verify RTL logic in Verilog or SystemVerilog targeting ultra-low-latency ...
New
Chicago, IL ยท On-site
Our team spans trading, engineering, and business operations, working together to build and support ... Design, implement, and verify RTL logic in Verilog or SystemVerilog targeting ultra-low-latency ...
New
| Aspect | Telecommute Asic Rtl Design Engineer | Telecommute Digital IC Design Engineer |
|---|---|---|
| Credentials | Bachelor's or Master's in Electrical Engineering or Computer Engineering; experience with RTL coding | Bachelor's or Master's in Electrical Engineering or Computer Engineering; experience with digital circuit design |
| Work Environment | Remote, primarily designing RTL code for ASICs | Remote, focusing on digital IC architecture and design |
| Industry Usage | Common in semiconductor and electronics companies |
Both roles often require similar educational backgrounds and work remotely in the semiconductor industry. The main difference lies in their focus: RTL Design Engineers concentrate on writing RTL code for ASICs, while Digital IC Design Engineers work on broader digital circuit architecture. Candidates should choose based on their specific skills and career interests in digital design or RTL coding.
Sourced by ZipRecruiter
1,001 - 5,000 Employees
Iselin, NJ, US
2002