ZipRecruiter

Log In

1

System Verilog Internship Jobs (NOW HIRING)

Marvell

Sr. Staff Design Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

Participating in System Verilog Verification using a framework such as UVM or other industry ... every stage - from internship to retirement and through life's most important moments. Our ...

Marvell

Senior Engineer, Design Verification

Morrisville, NC · On-site

$127K - $155K/yr

Develop constrained-random verification test environment using Verilog/System Verilog, UVM and C ... work/internship experience or completed graduate coursework/research in each of the following:

Intel

Mixed Signal Logic Design Engineer

San Jose, CA · On-site

$122K - $232K/yr

Proficiency in RTL design and coding using System Verilog and Verilog. * Expertise in mixed signal ... internship experiences and or schoolwork/classes/research. Job Type:Experienced Hire Shift:Shift 1 ...

next page

Showing results 1-20

All JobsSystem Verilog Internship Jobs

System Verilog Internship information

See salary details

$8

$15

$21

How much do system verilog internship jobs pay per hour?

As of Jul 1, 2026, the average hourly pay for system verilog internship in the United States is $15.54, according to ZipRecruiter salary data. Most workers in this role earn between $12.50 and $17.55 per hour, depending on experience, location, and employer.

What types of projects or tasks can a System Verilog intern expect to work on during their internship?

As a System Verilog intern, you can expect to be involved in a variety of hands-on projects that typically include writing and debugging testbenches, developing verification environments, and performing simulations for digital hardware designs. Interns often collaborate closely with design and verification engineers, contributing to real-world projects while learning industry-standard verification methodologies such as UVM. Daily responsibilities may include code reviews, running regression tests, and documenting results, providing a well-rounded experience in both technical and teamwork skills.

What is a System Verilog Internship?

A System Verilog Internship is a temporary training position where students or recent graduates gain hands-on experience in digital design and verification using the SystemVerilog hardware description and verification language. Interns typically work under the guidance of experienced engineers to learn about writing testbenches, verifying digital circuits, and understanding simulation tools. This internship helps individuals develop practical skills that are valuable for a career in VLSI or hardware design industries.

What are the key skills and qualifications needed to thrive as a System Verilog Intern, and why are they important?

To thrive as a System Verilog Intern, you need a foundational understanding of digital design concepts, hardware description languages (especially SystemVerilog), and coursework in electrical or computer engineering. Familiarity with simulation tools like ModelSim or QuestaSim, and version control systems such as Git, is typically required. Strong problem-solving abilities, attention to detail, and effective communication skills help you stand out in this collaborative, technical role. These competencies are crucial for accurately modeling, verifying, and debugging digital circuits in a fast-paced engineering environment.

What is the difference between System Verilog Internship vs Hardware Design Engineer?

AspectSystem Verilog InternshipHardware Design Engineer
Required CredentialsEnrolled in or recent graduate of Electrical Engineering or related fieldBachelor's or Master's in Electrical Engineering, VLSI, or related
Work EnvironmentInternship programs in tech companies, labs, or research institutionsFull-time professional roles in hardware design teams
Industry UsageEntry-level, training-focused, project-basedDesign, development, and testing of hardware components
Common Search/ComparisonYesYes

The System Verilog Internship provides hands-on experience in hardware description languages for students or recent graduates, focusing on learning and skill development. In contrast, a Hardware Design Engineer is a full-time professional responsible for designing and implementing hardware systems. Both roles are related to hardware development but differ in experience level, responsibilities, and career stage.

More about System Verilog Internship jobs
What cities are hiring for System Verilog Internship jobs? Cities with the most System Verilog Internship job openings:
What are the most commonly searched types of System Verilog jobs? The most popular types of System Verilog jobs are:
What states have the most System Verilog Internship jobs? States with the most job openings for System Verilog Internship jobs include:
What job categories do people searching System Verilog Internship jobs look for? The top searched job categories for System Verilog Internship jobs are:
System Verilog Internship jobs near you
Infographic showing various System Verilog Internship job openings in the United States as of June 2026, with employment types broken down into 17% Internship, 66% Full Time, and 17% Part Time. Highlights an 100% In-person job distribution, with an average salary of $32,333 per year, or $15.5 per hour.
Sr. Staff Design Verification Engineer

Sr. Staff Design Verification Engineer

Marvell

Irvine, CA • On-site

$146K - $178K/yr

Other

Life, Retirement

Posted 25 days ago

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Infrastructure Processor Business Unit, a part of Networking and Processor Business Group, encompasses OCTEON and the award-winning OCTEON Fusion-M product families. The SoC family of multi-core CPU processors and Radio Access SoCs offer best-in-class performance, low power, rich software ecosystem, virtualization features, and open source application support with highly optimized custom ARM CPU cores providing an excellent solution for a highly flexible end-to-end optimized 5G platform.
As part of the Infrastructure Processor unit at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers' specifications whether they're a major telecom organization or automotive company, etc.

What You Can Expect

As a Sr. Staff Engineer, candidate will be responsible for developing verification plans and architecting test benches to validate DUT (Devise Under Test) functionality in simulation of application specific integrated circuit (ASIC/Integrated Circuit).

  • Interpreting architectural and design requirements;
  • Writing verification test plans and requirements;
  • Developing and using complex test benches;
  • Implementing directed and constrained random test cases;
  • Collecting, analyzing, and enhancing functional and code coverage;
  • Debugging issues in the requirements, tools, simulation environment, test cases, and DUT;
  • Performing Object Oriented programming (System Verilog and C++);
  • Participating in System Verilog Verification using a framework such as UVM or other industry standard methodologies;
  • Extensive PCIe related pre- and post- silicon debug (HW lab debug and Simulation); and, Skills to use Logic analyzers and Oscilloscopes
  • Verification automation and scripting.
  • Use Perl/Shell/Python scripting skills and Extensive markup language XML to design/simulation environment automation.
  • Hardware/Firmware interaction and Firmware programming; and, knowledge of Microprocessors and assembly language

BS or MS (Electrical or Computer Engineering ) or Equivalent Degree with 7+ years of experience

Proficient with SystemVerilog, HDL languages,Object Oriented Programming and Scripting Languages.

What We're Looking For

DV Engineer

Expected Base Pay Range (USD)

135,900 - 201,130, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-JT2

Apply