ZipRecruiter

Log In

1

Software Verification Engineer Jobs in California

Eridu AI

Verification Engineer

Saratoga, CA · On-site

$195K - $265K/yr

Eridu introduces multiple industry-first innovations across silicon, packaging, software, and ... Engineering, or related field. * Experience: A MINIMUM of 8-15 years in ASIC verification in the ...

Alcon

Sr. Associate, Software Verification

Goleta, CA · On-site

  • Medical

  • Life

  • Retirement

  • PTO

As a Senior Associate, Software Engineer (Verification), you will be trusted to drive software design, development, and verification activitiesYou will be trusted to drive the design, execution ...

NextHop AI

Digital Verification Engineer

Santa Clara, CA · On-site

$160K - $196K/yr

Digital Verification Engineer Location: Santa Clara, CA Ladder: Silicon / Hardware Design Travel ... Software collaboration: Partner with firmware / software engineers during system bring-up ...

NextHop AI

Digital Verification Engineer

Santa Clara, CA · On-site

$160K - $196K/yr

Digital Verification Engineer Location: Santa Clara, CA Ladder: Silicon / Hardware Design Travel ... Software collaboration: Partner with firmware / software engineers during system bring-up ...

previous pagenext page

Showing results 21-40

All JobsSoftware Verification Engineer JobsSoftware Verification Engineer Jobs in California

Software Verification Engineer information

See California salary details

$25

$41

$66

How much do software verification engineer jobs pay per hour?

As of Aug 15, 2026, the average hourly pay for software verification engineer in California is $41.94, according to ZipRecruiter salary data. Most workers in this role earn between $34.18 and $46.25 per hour, depending on experience, location, and employer.

What is a software verification engineer?

Software Verification Engineers are professionals responsible for ensuring that software systems meet specified requirements and function correctly. They design and execute tests, review code, and identify defects in software products. Their primary goal is to verify that the developed software operates as intended and is free from critical errors before release. They often work closely with software developers, quality assurance teams, and project managers to maintain high-quality standards throughout the software development lifecycle.

What are some common challenges faced by software verification engineers during testing phases?

Software Verification Engineers often encounter challenges such as managing incomplete or evolving requirements, reproducing intermittent bugs, and ensuring thorough coverage across complex codebases. They must also balance tight deadlines with the need for rigorous testing, which can require creative problem-solving and strong communication with development teams. Adapting to new tools and automation frameworks is also common, as technology and testing standards continually advance.

What are the key skills and qualifications needed to thrive as a software verification engineer?

To thrive as a Software Verification Engineer, you need a solid background in computer science, software testing methodologies, and proficiency in programming languages such as Python, C++, or Java, often supported by a relevant degree. Familiarity with automated testing tools, version control systems, and continuous integration platforms is typically required, while certifications like ISTQB can be advantageous. Strong analytical thinking, attention to detail, and effective communication set candidates apart in this role. These competencies ensure that software products meet quality standards, function reliably, and satisfy user requirements.

What is the difference between Software Verification Engineer vs Software Test Engineer?

AspectSoftware Verification EngineerSoftware Test Engineer
Primary FocusEnsures software meets specifications through verification activitiesIdentifies bugs and validates functionality through testing
CertificationsOften holds ISTQB or similar certificationsMay also hold ISTQB or related certifications
Work EnvironmentInvolves design reviews, static analysis, and formal verificationPrimarily executes test cases, automation, and exploratory testing
Industry UsageCommon in aerospace, automotive, and embedded systemsWidely used in software development companies across industries

While both roles focus on ensuring software quality, the Software Verification Engineer emphasizes verifying that the software meets specifications through systematic verification methods. The Software Test Engineer concentrates on executing tests to find defects and validate functionality. Both roles often collaborate but serve distinct parts of the quality assurance process.

What are popular job titles related to Software Verification Engineer jobs in California?

For Software Verification Engineer jobs in California, the most frequently searched job titles are:

What job categories do people searching Software Verification Engineer jobs in California look for?

The top searched job categories for Software Verification Engineer jobs in California are:

What cities in California are hiring for Software Verification Engineer jobs?

Cities in California with the most Software Verification Engineer job openings:

What are popular job titles related to Software Verification Engineer jobs in CA?

For Software Verification Engineer jobs in CA, the most frequently searched job titles are:

Software Verification Engineer jobs near you
Infographic showing various Software Verification Engineer job openings in California as of August 2026, with employment types broken down into 1% Internship, 85% Full Time, 9% Part Time, 2% Temporary, and 3% Contract. Highlights an 87% Physical, 4% Hybrid, and 9% Remote job distribution, with an average salary of $87,245 per year, or $41.9 per hour.

Design Verification Engineer (Data Fabric Verification Engineer)

iFlow Inc

Sunnyvale, CA • On-site

$159K - $194K/yr

Contractor

Re-posted 18 days ago

Job description

Job Title: Design Verification Engineer (Data Fabric Verification Engineer)
Location: Sunnyvale, CA & Austin,TX
Duration: Long term    
Experience: 5 to 20 years 
 
PREFERRED EXPERIENCE:
Architected and developed complex verification environments in System Verilog, including scripting using Perl, Ruby, Make, or the likes.
Exposure to RTL design, software development, formal verification, or other related domains.
Good understanding of computer organization/architecture.
Experience or familiarity with formal tools and/or functional verification tools by VCS, Cadence, Mentor Graphics 
 
KEY RESPONSIBLITIES:
Write tests, sequences, and testbench components in System Verilog and UVM along with formal to achieve verification of the design.
Coordinate with RTL engineers to implement logic design for better clock gating and verify the various aspects of the design.
Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture.
Collaborate with architects, hardware engineers and multiple IP development groups.
Drive formal verification for the block and write formal properties and assertions to verify the design
Responsible for verification quality metrics like pass rates, code coverage and functional coverage 
 
ACADEMIC CREDENTIALS:
Bachelors or Masters degree in computer engineering/Electrical Engineering preferred