ZipRecruiter

Log In

1

Serdes Manager Jobs (NOW HIRING)

Eridu AI

Software Engineer - High-Speed SerDes

Saratoga, CA · On-site

$195K - $265K/yr

Lane-to-lane skew management * Polarity inversion and lane remapping * Background calibration and ... Optimize SerDes performance across process, voltage, temperature, channel loss, and manufacturing ...

Ayar Labs

Principal Engineer, SerDes Validation

San Jose, CA · On-site

$180K - $230K/yr

Principal Engineer, SerDes Validation Location: San Jose, CA Job Id: 588 # of Openings: 0 Principal ... Strong project management and communication skills. Salary range: $180,000 - $230,000 Ayar Labs is ...

Apple

SerDes Circuit Design Engineer

San Francisco, CA · On-site

$238K/yr

While developing these complex IPs, on regular basis you will interact with your peers/management ... SerDes protocols (e.g., PCIe, USB, DP, MPHY) Skills in scripting and automation to enhance ...

Apple Inc.

SerDes Circuit Design Engineer

Beaverton, OR · On-site

$213K/yr

While developing these complex IPs, on regular basis you will interact with your peers/management ... Knowledge of common high-speed SerDes protocols (e.g., PCIe, USB, DP, MPHY) * Skills in scripting ...

Apple

SerDes Circuit Design Engineer

Waltham, MA · On-site

$217K/yr

While developing these complex IPs, on regular basis you will interact with your peers/management ... SerDes protocols (e.g., PCIe, USB, DP, MPHY) Skills in scripting and automation to enhance ...

Apple

SerDes Circuit Design Engineer

Melbourne, FL

While developing these complex IPs, on regular basis you will interact with your peers/management ... SerDes protocols (e.g., PCIe, USB, DP, MPHY) Skills in scripting and automation to enhance ...

Apple

SerDes Circuit Design Engineer

Beaverton, OR · On-site

$210K/yr

While developing these complex IPs, on regular basis you will interact with your peers/management ... SerDes protocols (e.g., PCIe, USB, DP, MPHY) Skills in scripting and automation to enhance ...

Apple

SerDes Circuit Design Engineer

Melbourne, FL · On-site

$187K/yr

While developing these complex IPs, on regular basis you will interact with your peers/management ... SerDes protocols (e.g., PCIe, USB, DP, MPHY) Skills in scripting and automation to enhance ...

Apple

SerDes Circuit Design Engineer

Cupertino, CA · On-site

While developing these complex IPs, on regular basis you will interact with your peers/management ... speed SerDes protocols (e.g., PCIe, USB, DP, MPHY) is highly desired Skills in scripting and ...

Apple

SerDes Circuit Design Engineer

Cupertino, CA · On-site

While developing these complex IPs, on regular basis you will interact with your peers/management ... speed SerDes protocols (e.g., PCIe, USB, DP, MPHY) is highly desired Skills in scripting and ...

Apple

SerDes Circuit Design Engineer

Beaverton, OR · On-site

While developing these complex IPs, on regular basis you will interact with your peers/management ... SerDes protocols (e.g., PCIe, USB, DP, MPHY) Skills in scripting and automation to enhance ...

next page

Showing results 1-20

All JobsSerdes JobsSerdes Manager Jobs

Serdes Manager information

See salary details

$29K

$104.6K

$118K

How much do serdes manager jobs pay per year?

As of Sep 13, 2026, the average yearly pay for serdes manager in the United States is $104,575.00, according to ZipRecruiter salary data. Most workers in this role earn between $114,000.00 and $116,500.00 per year, depending on experience, location, and employer.

What is a Serdes manager?

A Serdes Manager is a professional responsible for overseeing the design, development, and integration of serializer/deserializer (SerDes) technology in electronic systems. SerDes technology is essential for high-speed data transmission between chips, boards, or systems, commonly used in data centers, telecommunications, and consumer electronics. The manager leads a team of engineers, coordinates project timelines, ensures compliance with industry standards, and collaborates with other departments to deliver reliable and efficient SerDes solutions. This role requires deep technical knowledge as well as strong leadership and project management skills.

What are the key skills and qualifications needed to thrive as a Serdes manager?

To thrive as a Serdes Manager, you need a deep understanding of high-speed serial communication protocols, signal integrity, and experience in designing SerDes (Serializer/Deserializer) architectures, typically backed by a degree in electrical engineering or a related field. Familiarity with industry-standard EDA tools (such as Cadence or Synopsys), lab measurement equipment, and knowledge of standards like PCIe and Ethernet are essential, and certifications in project management or relevant technical areas can be advantageous. Exceptional leadership, communication, and problem-solving skills help manage cross-functional teams and drive project success. These combined skills ensure the efficient development of robust SerDes solutions that meet performance, reliability, and time-to-market goals in advanced technology environments.

What are some common challenges faced by a Serdes manager in coordinating multidisciplinary teams?

A Serdes Manager often works with teams that include analog, digital, firmware, and validation engineers, which can sometimes lead to communication gaps and alignment issues. Managing project timelines while accommodating the different development cycles of each discipline is a frequent challenge. Additionally, ensuring that integration and verification processes run smoothly across hardware and software groups requires strong organizational and leadership skills. Building a collaborative environment and setting clear expectations are key to overcoming these challenges.

What are the most commonly searched types of Serdes jobs?

The most popular types of Serdes jobs are:

What are popular job titles related to Serdes Manager jobs?

For Serdes Manager jobs, the most frequently searched job titles are:

Infographic showing various Serdes Manager job openings in the United States as of September 2026, with employment types broken down into 86% Full Time, 13% Part Time, and 1% Contract. Highlights an 86% Physical, 2% Hybrid, and 12% Remote job distribution, with an average salary of $104,575 per year, or $50.3 per hour.

Software Engineer - High-Speed SerDes

Saratoga, CA • On-site

Eridu AI
See more jobs at Eridu AIexternal

$195K - $265K/yr

Full-time

Posted 11 days ago

Job description

About Eridu
Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver Faster AI. Today's AI performance is frequently limited by communication bottlenecks. Eridu introduces multiple industry-first innovations across silicon, packaging, software, and systems to deliver an order of magnitude improvement in performance and unlock greater GPU utilization to speed training job completion times and tokens-per-second for more profitable inference. We do this while simultaneously reducing capital and power costs and improving reliability.
The company's solutions and value proposition have been widely validated by leading hyperscalers.
Eridu has raised over $200M to date including its most recent, oversubscribed Series A round. The company is led by a veteran team of Silicon Valley executives who have delivered multiple billion dollar product lines and led multiple companies to billion dollar exits, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (the world's leading micro-LED company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon, packaging, optics, software, and systems. Eridu is working with best-in-class supply chain partners including silicon, packaging and systems.
Visit our website eridu.ai to learn more.
Position Overview
We are seeking a highly experienced SerDes software engineer to lead the development, bring-up, validation, and optimization of next-generation high-speed interfaces. The successful candidate will work with 224 Gb/s-per-lane Ethernet SerDes, PCI Express, and UCIe chiplet interconnects in advanced networking and compute silicon.
This is a senior technical role requiring strong knowledge of SerDes architecture, PHY initialization, link training, equalization, calibration, diagnostics, and system-level signal-integrity behavior. The engineer will work closely with analog and mixed-signal designers, ASIC architects, firmware teams, validation engineers, board designers, and system software developers.
Key Responsibilities
  • Develop embedded software and firmware for configuring, initializing, calibrating, and monitoring high-speed SerDes PHYs.
  • Lead bring-up and optimization of 224G PAM4 SerDes used in Ethernet switch, networking, and accelerator products.
  • Develop software support for PCIe SerDes, including link initialization, training, equalization, lane management, error recovery, and diagnostics.
  • Develop software support for UCIe die-to-die interfaces, including PHY initialization, link training, lane repair, health monitoring, and failure analysis.
  • Implement SerDes adaptation and calibration workflows, including:
    • Transmitter amplitude, pre-cursor, and post-cursor tuning
    • Receiver CTLE, VGA, DFE, and CDR configuration
    • Adaptive equalization
    • Eye optimization and margining
    • Lane-to-lane skew management
    • Polarity inversion and lane remapping
    • Background calibration and environmental compensation
  • Develop APIs, drivers, firmware interfaces, command-line tools, and diagnostic utilities for SerDes control.
  • Support Ethernet auto-negotiation and link training, including Clause 73 and Clause 72/136-related workflows where applicable.
  • Support PCIe LTSSM interaction, preset and coefficient negotiation, lane margining, retraining, and recovery.
  • Support UCIe link state management, PHY repair mechanisms, sideband interactions, and link reliability features.
  • Create automated characterization and production-test software for:
    • PRBS generation and checking
    • BER measurement
    • Eye scans and bathtub curves
    • Jitter and signal-margin analysis
    • Loopback testing
    • Lane failure isolation
    • Channel and package characterization
  • Analyze difficult link failures across silicon, package, board, connector, cable, and optical-module channels.
  • Correlate software-visible SerDes telemetry with oscilloscope, BERT, VNA, and simulation results.
  • Develop algorithms and policies for runtime SerDes health monitoring, telemetry, predictive failure detection, and fault recovery.
  • Optimize SerDes performance across process, voltage, temperature, channel loss, and manufacturing variation.
  • Define software architecture and reusable abstractions that support multiple SerDes IP vendors and PHY generations.
  • Create technical specifications, programming guides, bring-up procedures, debug playbooks, and validation plans.
  • Mentor engineers and serve as the organization's technical authority for SerDes software and system bring-up.
Required Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Typically 10 or more years of experience in SerDes firmware, PHY software, silicon bring-up, or high-speed interface validation.
  • Deep understanding of high-speed serial-link fundamentals, including:
    • PAM4 and NRZ signaling
    • Channel loss, insertion loss, and return loss
    • Jitter, noise, crosstalk, and reflections
    • Clock and data recovery
    • Transmitter feed-forward equalization
    • CTLE and decision-feedback equalization
    • BER, eye diagrams, and link margin
    • Forward error correction
  • Hands-on experience bringing up and debugging at least one advanced SerDes generation, preferably 112G or 224G PAM4.
  • Strong experience with one or more of the following:
    • Ethernet SerDes and IEEE 802.3 link training
    • PCIe Gen5, Gen6, or later-generation PHYs
    • UCIe or another high-speed die-to-die interface
  • Strong embedded programming skills in C and C++.
  • Experience with Python or similar languages for automation, characterization, data analysis, and laboratory equipment control.
  • Experience programming SerDes registers through MDIO, I²C, SPI, PCIe configuration space, memory-mapped registers, or vendor-specific interfaces.
  • Familiarity with embedded processors, microcontrollers, real-time firmware, interrupts, DMA, and hardware/software interfaces.
  • Experience debugging pre-silicon models, emulation platforms, FPGA prototypes, and post-silicon devices.
  • Ability to interpret schematics, package and board topology, channel models, IBIS-AMI results, and signal-integrity reports.
  • Experience using laboratory equipment such as high-bandwidth oscilloscopes, BERTs, VNAs, protocol analyzers, and traffic generators.
  • Strong root-cause analysis skills and the ability to debug complex issues spanning analog, digital, firmware, package, board, and system domains.
Preferred Qualifications
  • Experience with 224G-per-lane Ethernet PHYs and 800G, 1.6T, or higher-speed Ethernet systems.
  • Experience with PCIe 6.x or PCIe 7.0, including PAM4 signaling, FLIT mode, FEC, and lane margining.
  • Experience with UCIe PHY and adapter-layer bring-up in multi-die or chiplet-based systems.
  • Familiarity with long-reach, medium-reach, short-reach, very-short-reach, and die-to-die SerDes channels.
  • Experience integrating third-party SerDes IP into an ASIC or SoC.
  • Experience developing vendor-independent SerDes abstraction layers.
  • Knowledge of CMIS, pluggable optics, retimers, active electrical cables, and linear-drive optics.
  • Familiarity with IEEE 802.3, PCI-SIG, and UCIe Consortium specifications.
  • Experience with SerDes power optimization, fast link recovery, degradation detection, and field diagnostics.
  • Experience developing production screening, yield-analysis, and manufacturing-test solutions.
  • Experience working with advanced process nodes, 2.5D packaging, interposers, and chiplet-based architectures.
  • Track record of technical leadership, cross-functional execution, and mentoring.
Success in This Role
The successful candidate will:
  • Bring up new SerDes interfaces quickly and methodically.
  • Establish stable links across challenging channels and operating conditions.
  • Convert low-level SerDes capabilities into robust, maintainable software.
  • Provide actionable diagnostics rather than opaque link-up or link-down status.
  • Reduce silicon bring-up and customer-debug time through automation and strong observability.
  • Build a reusable SerDes software architecture spanning Ethernet, PCIe, UCIe, and future high-speed interfaces.
Role Scope
This position focuses on SerDes control software, embedded firmware, link management, diagnostics, characterization, and system-level optimization. It will work closely with-but does not replace-the analog/mixed-signal SerDescircuit-design function.
Why Join Us?
At Eridu, you'll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers.
The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.
Notice to Recruiting Agencies
Eridu does not accept unsolicited resumes or candidate profiles from staffing agencies or third-party recruiters. Any candidate submitted to Eridu without prior written authorization from our recruiting team will be considered unsolicited and will become the property of Eridu. Eridu reserves the right to pursue and hire such candidates without any obligation to pay fees. Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions.
The pay range for this role is:
195,000 - 265,000 USD per year (San Francisco Bay Area)

Apply