ZipRecruiter

Log In

1

Assistant Serdes Jobs (NOW HIRING)

Eliyan

Digital - SerDes Digital Design Lead

Mundelein, IL

$138K/yr

As the SerDes Digital Design Lead at Eliyan, you will drive the architecture and implementation of ... These tools assist our recruitment team but do not replace human judgment. Final hiring decisions ...

Apply Early

next page

Showing results 1-20

All JobsAssistant Serdes Jobs

Assistant Serdes information

What is the difference between Assistant Serdes vs Serdes Technician?

AspectAssistant SerdesSerdes Technician
CredentialsTypically high school diploma or equivalent; on-the-job trainingTechnical certifications or associate degree often preferred
Work EnvironmentManufacturing or data center settings, assisting with equipment setupMaintenance, troubleshooting, and repairing Serdes equipment
Job ResponsibilitiesSupporting Serdes operations, basic testing, and monitoringPerforming detailed diagnostics, repairs, and calibration

Assistant Serdes roles focus on supporting Serdes operations with basic tasks, while Serdes Technicians handle advanced troubleshooting and repairs. The Technician position generally requires more technical certifications and hands-on experience, making it a more specialized role within the same industry.

More about Assistant Serdes jobs
What cities are hiring for Assistant Serdes jobs? Cities with the most Assistant Serdes job openings:
What are the most commonly searched types of Serdes jobs? The most popular types of Serdes jobs are:
What job categories do people searching Assistant Serdes jobs look for? The top searched job categories for Assistant Serdes jobs are:
Assistant Serdes jobs near you
Infographic showing various Assistant Serdes job openings in the United States as of June 2026, with employment types broken down into 20% As Needed, 20% Temporary, and 60% Contract. Highlights an 87% Physical, 8% Hybrid, and 5% Remote job distribution.

Digital - SerDes Digital Design Lead

Eliyan

Mundelein, IL

$138K/yr

Full-time

Posted 10 days ago

Be an early applicant

Key responsibilities

  • Lead the micro-architecture definition and RTL implementation of high-speed SerDes digital blocks targeting 224G PAM4 and 448G signaling, including DSP-based equalization, CDR loop logic, and adaptation engines.

  • Design and optimize PHY-level digital logic including TX driver control, RX datapath, PCS sublayers, lane alignment, deskew, and gear-boxing/rate-matching logic.

  • Architect and implement forward error correction encoder/decoder blocks including RS-FEC, interleaving, and low-latency FEC architectures optimized for 224G/448G link budgets.

Job description

Join the leading chiplet startup!  As the SerDes Digital Design Lead at Eliyan, you will drive the architecture and implementation of next-generation high-speed serial link IPs targeting 224G and 448G data rates for chiplet-based systems with best-in-class power, area, manufacturability, and design flexibility.  You will lead the digital design of SerDes transmitter and receiver datapaths, clock and data recovery (CDR) digital logic, equalization engines, and PHY-level controller logic for cutting-edge interconnect products.  You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products.  We offer a fun work environment with excellent benefits.
Key Responsibilities:
  • Lead the micro-architecture definition and RTL implementation of high-speed SerDes digital blocks targeting 224G PAM4 and 448G signaling, including DSP-based equalization (FFE, DFE, CTLE digital controls), CDR loop logic, and adaptation engines
  • Design and optimize PHY-level digital logic including TX driver control, RX datapath, PCS sublayers, lane alignment, deskew, and gear-boxing/rate-matching logic
  • Architect and implement forward error correction (FEC) encoder/decoder blocks including RS-FEC (KP4/KP8), interleaving, and low-latency FEC architectures optimized for 224G/448G link budgets
  • Drive RTL design quality through lint, CDC/RDC analysis, synthesis optimization, and close collaboration with physical design and timing closure teams on advanced FinFET/GAA process nodes
  • Collaborate closely with analog/mixed-signal designers on SerDes AFE integration, digital-to-analog interface specification, calibration sequencing, and AMS co-simulation bring-up
  • Own design deliverables and milestones from RTL development through tapeout signoff; coordinate with verification, DFT, and backend teams to meet aggressive schedules
  • Define and implement auto-negotiation, link training, and PHY initialization state machines compliant with IEEE 802.3
  • Develop power-efficient digital architectures with emphasis on clock gating, voltage scaling, and low-power design techniques for data center and AI/ML interconnect applications
  • Participate in standards bodies and stay current with emerging 224G/448G specifications, OIF CEI, and next-generation interconnect standards
  • Design firmware-accessible register interfaces, configuration/calibration logic, and DPI-based firmware co-simulation hooks for PHY bring-up and debug
  • Support post-silicon characterization and debug activities; correlate silicon measurements with pre-silicon simulation results to drive design improvements
Qualifications:
  • Masters or Ph.D in Electrical Engineering, Computer Engineering, or related fields
  • 12+ years of experience in digital design of high-speed SerDes, PHY, or transceiver IPs with proven tapeout experience at 112G PAM4 or higher data rates
  • Strong RTL design skills in SystemVerilog with deep understanding of synthesis, timing closure, CDC/RDC, and design-for-test (DFT) methodologies
  • Expert-level knowledge of SerDes DSP architectures including FFE, DFE, MLSE, CTLE digital controls, CDR loop dynamics, and adaptation/calibration algorithms for PAM4 signaling
  • Strong working knowledge of IEEE 802.3 (100G/200G/400G/800G/1.6T), OIF CEI specifications, FEC architectures (RS-FEC KP4/KP8), and/or die-to-die standards such as UCIe
  • Hands-on experience with high-speed digital design on advanced process nodes (5nm, 3nm, or below) with understanding of FinFET/GAA device implications on circuit performance and power
  • Experience working at the digital-analog boundary including specification of DAC/ADC interfaces, calibration state machines, and integration with mixed-signal simulation environments
  • Demonstrated technical leadership with ability to mentor engineers, drive architectural decisions, and deliver silicon on aggressive schedules in startup or high-growth environments
  • Experience with optical/electrical interconnects (VCSEL, EML), chiplet D2D interfaces, DRAM PHYs, or HBM memory interfaces a plus

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.