ZipRecruiter

Log In

1

Physical Design Engineer Intern Jobs in Riverside, CA

System Canada Technologies

Physical Design Engineer

Irvine, CA · On-site

$146K - $150K/yr

Physical design implementation at block or top level, low power techniques and timing closure Job Duties Include: - Will own all parts of the physical design process from netlist handoff to tapeout ...

Marvell

Staff Physical Design Engineer

Irvine, CA · On-site

$146K - $150K/yr

... physical design methodologies, flows, and automation to improve productivity and design quality What We're Looking For * Bachelor's degree in Computer Science, Electrical Engineering or related ...

Integr8staff

Manufacturing Engineer Intern

Brea, CA

$23/hr

Job Title - Manufacturing Engineer Intern MUST HAVE Aerospace/ Defense Exp. Company Location -Near ... Design tooling, fixtures and jigs to improve manufacturing. Extend courteous support to always ...

Integr8staff

Manufacturing Engineer Intern

Brea, CA

$23/hr

Job Title - Manufacturing Engineer Intern MUST HAVE Aerospace/ Defense Exp. Company Location -Near ... Design tooling, fixtures and jigs to improve manufacturing. Extend courteous support to always ...

Integr8staff

Manufacturing Engineer Intern

Brea, CA

$23/hr

Job Title - Manufacturing Engineer Intern MUST HAVE Aerospace/ Defense Exp. Company Location -Near ... Design tooling, fixtures and jigs to improve manufacturing. Extend courteous support to always ...

Advantech

Application Engineer Intern

Irvine, CA · On-site

$20 - $25/hr

Application Engineer Intern (Temporary, Part - Time) Location: Irvine, CA Compensation: $20.00 ... Advantech offers comprehensive system integration, hardware, software, customer-centric design ...

New

Advantech USA

Application Engineer Intern

Irvine, CA

$20 - $25/hr

Application Engineer Intern (Temporary, Part - Time) Location: Irvine, CA Compensation: $20.00 ... Advantech offers comprehensive system integration, hardware, software, customer-centric design ...

Syntiant

Model Converter Engineer Intern

Irvine, CA · On-site

$18 - $23.25/hr

As a Model Converter Engineer Intern , you will be responsible for developing solutions that meet ... Syntiant's advanced chip solutions merge deep learning with semiconductor design to produce ultra ...

Syntiant

Model Converter Engineer Intern

Irvine, CA · On-site

$18 - $23.25/hr

As a Model Converter Engineer Intern , you will be responsible for developing solutions that meet ... Syntiant's advanced chip solutions merge deep learning with semiconductor design to produce ultra ...

Syntiant

Model Converter Engineer Intern

Irvine, CA · On-site

$18 - $23.25/hr

As a Model Converter Engineer Intern , you will be responsible for developing solutions that meet ... Syntiant's advanced chip solutions merge deep learning with semiconductor design to produce ultra ...

next page

Showing results 1-20

All JobsPhysical Design Engineer Intern JobsPhysical Design Engineer Intern Jobs in Riverside, CA

Physical Design Engineer Intern information

See Riverside, CA salary details

$11

$20

$30

How much do physical design engineer intern jobs pay per hour?

As of Jun 19, 2026, the average hourly pay for physical design engineer intern in Riverside, CA is $20.15, according to ZipRecruiter salary data. Most workers in this role earn between $16.78 and $21.83 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Physical Design Engineer Intern, and why are they important?

To thrive as a Physical Design Engineer Intern, you generally need a solid background in electrical engineering, digital circuit design, and semiconductor fundamentals, often supported by ongoing university studies in a related field. Familiarity with industry-standard EDA tools such as Cadence, Synopsys, or Mentor Graphics, as well as scripting languages like TCL or Python, is highly valuable. Attention to detail, problem-solving abilities, and effective teamwork are crucial soft skills for excelling in this role. These skills and qualifications are important because they ensure accurate chip layouts, efficient workflows, and successful collaboration within complex engineering teams.

What types of projects and tasks can a Physical Design Engineer Intern expect to work on during their internship?

As a Physical Design Engineer Intern, you will typically be involved in supporting the design and verification of integrated circuits at the physical level. Common tasks include assisting with floorplanning, placement and routing, timing analysis, and running design rule checks using industry-standard EDA tools. You may also participate in team meetings, collaborate with senior engineers, and help resolve issues related to power, performance, and area optimization. These hands-on experiences are designed to help you build practical skills and gain a deeper understanding of the physical design flow in VLSI chip development.

What does a Physical Design Engineer Intern do?

A Physical Design Engineer Intern assists in the process of transforming a circuit design (RTL) into a real, manufacturable layout for semiconductor chips. They work on tasks such as floorplanning, placement, routing, timing analysis, and verifying that the chip design meets all physical and electrical requirements. Interns typically use electronic design automation (EDA) tools to perform these tasks and collaborate with experienced engineers. Their work is crucial in ensuring that chips are both functional and manufacturable at scale.

What is the difference between Physical Design Engineer Intern vs Digital Design Engineer Intern?

AspectPhysical Design Engineer InternDigital Design Engineer Intern
Required CredentialsTypically pursuing or holding a degree in Electrical Engineering or Computer EngineeringTypically pursuing or holding a degree in Electrical Engineering or Computer Engineering
Work EnvironmentDesigning and implementing physical chip layouts, working with EDA toolsDesigning digital logic circuits, working on HDL coding and simulation
Industry UsageFoundries, semiconductor companies, integrated circuit design firmsSemiconductor companies, integrated circuit design firms, tech companies

Physical Design Engineer Interns focus on translating digital logic designs into physical layouts for chips, working closely with EDA tools. Digital Design Engineer Interns concentrate on creating and simulating digital logic circuits using hardware description languages. Both roles are essential in chip development but differ in their specific tasks and focus areas.

What are the most commonly searched types of Physical Design Engineer jobs in Riverside, CA? The most popular types of Physical Design Engineer jobs in Riverside, CA are:
What are popular job titles related to Physical Design Engineer Intern jobs in Riverside, CA? For Physical Design Engineer Intern jobs in Riverside, CA, the most frequently searched job titles are:
What job categories do people searching Physical Design Engineer Intern jobs in Riverside, CA look for? The top searched job categories for Physical Design Engineer Intern jobs in Riverside, CA are:
What cities near Riverside, CA are hiring for Physical Design Engineer Intern jobs? Cities near Riverside, CA with the most Physical Design Engineer Intern job openings:
Physical Design Engineer Intern jobs near you
Infographic showing various Physical Design Engineer Intern job openings in Riverside, CA as of June 2026, with employment types broken down into 43% Internship, 29% Full Time, 14% Part Time, and 14% Contract. Highlights an 100% In-person job distribution, with an average salary of $41,913 per year, or $20.2 per hour.
Physical Design Engineer

Physical Design Engineer

System Canada Technologies

Irvine, CA • On-site

$146K - $150K/yr

Contractor

Posted 20 days ago

Job description

Company Description

SCT resources have a broad range of skills in different technologies. The large skill-set has been made possible by a conscious focus on strengthening our skills base. Every person selected for our team brings something new, something that adds to our offerings. We learn continuously, both on the job and through formal training programs.

Job Description

Job Description:

Physical design implementation at block or top level, low power techniques and timing closure

Job Duties Include:

- Will own all parts of the physical design process from netlist handoff to tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Verify effects of crosstalk, IR drop and electromigration

- Very comfortable writing scripts in TCL and Perl to achieve higher performance and productivity through automation

- Work very closely with logic designers, who are members of this same group, to build complex SOC's

Job Requirements:

- BSEE with 6+ (or MSEE with 3+) years related experience;

- Physical design knowledge, from netlist handoff to GDS tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Experience with 45nm or 28nm technology

- Experience with low power techniques

- Experience with TCL and Perl

- Excellent communication and presentation skills

- Well organized, methodical and detail oriented

System Canada logo

About System Canada

Sourced by ZipRecruiter

System Canada delivers high end solutions in corporate world. Our resources have a broad range of skills in different technologies.The large skill-set has been made possible by a conscious focus on strengthening our skills base. Every person selected for our team brings something new, something that adds to our offerings. We learn continuously, both on the job and through formal training programs.

Industry

It services

Company size

11 - 50 Employees

Headquarters location

Toronto, ON, CA

View All System Canada Jobs

Apply