ZipRecruiter

Log In

2

Part Time Failure Analysis Engineer Jobs (NOW HIRING)

Digital Control Inc.

Mechanical Engineer

Kent, WA · On-site

Creative problem solving, with experience in failure analysis, root cause investigation, and issue ... all part-time and full-time team members. Base pay is reviewed at a minimum on an annual basis.

United Industries

Quality Engineer (Selmer)

Selmer, TN

$56K - $72K/yr

Quality Engineer will be responsible for implementing technical and quality systems and methods in ... Perform failure analysis on customer and supplier nonconforming material and communicate findings ...

NSG Group

Validation Intern Fall 2026

Northwood, OH

$17 - $22.25/hr

... and failure analysis of test samples, if necessary * Read/Understand the test specs, and be ... Pursuing an undergraduate degree in an engineering field * Demonstrated hands-on and technical ...

next page

Showing results 1-20

All JobsFailure Analysis Engineer JobsPart Time Failure Analysis Engineer Jobs

Part Time Failure Analysis Engineer information

See salary details

$45.5K

$93.2K

$135.5K

How much do part time failure analysis engineer jobs pay per year?

As of Jul 20, 2026, the average yearly pay for part time failure analysis engineer in the United States is $93,179.00, according to ZipRecruiter salary data. Most workers in this role earn between $70,000.00 and $118,000.00 per year, depending on experience, location, and employer.
More about Part Time Failure Analysis Engineer jobs
What are the most commonly searched types of Failure Analysis Engineer jobs? The most popular types of Failure Analysis Engineer jobs are:
What job categories do people searching Part Time Failure Analysis Engineer jobs look for? The top searched job categories for Part Time Failure Analysis Engineer jobs are:
Part Time Failure Analysis Engineer jobs near you
Sr. / Staff ASIC Digital Design Engineer

Sr. / Staff ASIC Digital Design Engineer

SK hynix memory solutions America Inc.

San Jose, CA • On-site

Full-time, Part-time

Medical, Dental, Vision, Life, Retirement

Posted 4 days ago

New

Job description

About the Company:
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change - we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
Position Overview
We are looking for a highly motivated ASIC Digital Design engineer with expertise in DFT, Synthesis, Power, and Timing analysis to support our hardware engineering team.
As a member of ASIC implementation team, you are expected to drive automated flows to streamline sign-off for multiple teams, and ensure high quality deliveries to achieve tapeout milestones.
Key Responsibilities
  • Extensive experience with Synopsys tool suites, and Siemens Tessent tool suite.
  • Responsible for top-level DFT planning and integration.
  • Managing the ATPG (Automatic Test Pattern Generation) and ATE (Automated Test Equipment) interface, including ATE bring-up and failure analysis.
  • Driving test time reduction strategies.
  • Leading Synthesis , Formality, Timing checks, provide guidance, interface with RTL design team for quality RTL delivery.
  • Full chip and Block constraints development & STA; Working independently with the PNR & RTL design team on Physical implementation & Power-intent requirements.
  • Power & IR analysis; implementing DFT across multi-power domain designs.
  • Troubleshooting Synthesis / Timing / DFT / Power related issues, continuously driving flow improvements.
  • Help maintain scripts, documentation, IP DK, and SoC signoff checklists.

Required Qualifications
  • Demonstrate expertise in multiple Tapeouts, Extensive experience in frontend tools such as PT, DC, VCLP, Formality, LEC, PrimeClosure, PrimePower, VCS, VC-spyglass-dft, Tetramax, Tessent, etc.
  • Low-Power Design flow with UPF.
  • Familiarity with UNIX/Linux environments, tcl/perl/python/shell scripting, AI-assisted flow experience is a plus.
  • Strong attention to detail and ability to follow structured workflows.
  • Bachelors in Engineering and 8+ years of related experience, or Masters degree in Engineering and 6+ years of related experience.

Preferred Qualifications
  • Direct experience taping out designs in advanced semiconductor technology nodes (e.g., 7nm, 5nm, or below).
  • Familiarity with voltage drop analysis.
  • Experience with ATE bring-up, failure analysis and yield improvement.
  • Experience with CDC/RDC/Lint checks.
  • Experience with floorplan / timing-driven placement / clock-tree synthesis / Xtalk analysis.

REGARDING COMPENSATION:
SK hynix memory solutions America Inc. offers you the opportunity to apply your skills to exciting projects while working with innovative teams. Our compensation package is complimented by a generous benefits package including medical, dental, vision, life insurance and a company 401(k) match, as well as cafeteria, onsite gym and much more. If you are motivated by technical challenges, we offer a collaborative work environment that encourages career growth.
The salary offered to a selected candidate will be tailored based on several factors, including the location, job grade, relevant knowledge, skills, and experience. We also take into account the internal equity among our current team members to ensure fairness and competitiveness.

Apply